

## HIGH-SPEED DIFFERENTIAL RECEIVER

### FEATURES

- Controlled Baseline – One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of Up to  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree <sup>(1)</sup>
- 400-Mbps Signaling Rate <sup>(2)</sup> and 200-Mxfr/s Data Transfer Rate
- Operates With a Single 3.3-V Supply
- $-4\text{ V}$  to  $5\text{ V}$  Common-Mode Input Voltage Range
- Differential Input Thresholds  $< \pm 50\text{ mV}$  With  $50\text{ mV}$  of Hysteresis Over Entire Common-Mode Input Voltage Range
- Integrated  $110\text{-}\Omega$  Line Termination Resistors On LVDT Products
- Complies With TIA/EIA-644 (LVDS)
- Active Failsafe Assures a High-Level Output With No Input
- Bus-Pin ESD Protection Exceeds  $15\text{-kV}$  HBM
- Input Remains High-Impedance On Power Down

- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
- (2) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).


- TTL Inputs Are 5-V Tolerant
- Pin-Compatible With the AM26LS32, SN65LVDS32B,  $\mu\text{A9637}$ , SN65LVDS9637B

### DESCRIPTION

This family of four LVDS data line receivers offers the widest common-mode input voltage range in the industry. These receivers provide an input voltage range specification compatible with a 5-V PECL signal as well as an overall increased ground-noise tolerance. They are in industry standard footprints with integrated termination as an option.

Precise control of the differential input voltage thresholds allows for inclusion of  $50\text{ mV}$  of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than  $+50\text{ mV}$  over the full input common-mode voltage range.

**SN65LVDS33D**



### ORDERING INFORMATION<sup>(1)</sup>

| $T_A$                                          | PACKAGE <sup>(2)</sup> |              | ORDERABLE PART NUMBER          | TOP-SIDE MARKING |
|------------------------------------------------|------------------------|--------------|--------------------------------|------------------|
| $-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$ | SOIC - D               | Reel of 2500 | SN65LVDS33MDREP                | LVDS33M          |
|                                                | SOIC - D               | Reel of 2500 | SN65LVDT33MDREP <sup>(3)</sup> | LVDT33M          |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).
- (3) Product Preview



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## DESCRIPTION (CONTINUED)

The high-speed switching of LVDS signals usually necessitates the use of a line impedance matching resistor at the receiving-end of the cable or transmission media. The SN65LVDT series of receivers eliminates this external resistor by integrating it with the receiver. The nonterminated SN65LVDS series is also available for multidrop or other termination circuits.

The receivers can withstand  $\pm 15$ -kV human-body model (HBM) and  $\pm 600$ -V machine model (MM) electrostatic discharges to the receiver input pins with respect to ground without damage. This provides reliability in cabled and other connections where potentially damaging noise is always a threat.

The receivers also include a (patent pending) failsafe circuit that provides a high-level output within 600 ns after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or powered-down transmitters. The failsafe circuit prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling. See *The Active Failsafe Feature of the SN65LVDS32B* application note.

The intended application and signaling technique of these devices is point-to-point baseband data transmission over controlled impedance media of approximately 100  $\Omega$ . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.


The SN65LVDS33-EP is characterized for operation from  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .


**FUNCTION TABLE<sup>(1)</sup>**

| SN65LVDS33 and SN65LVDT33                      |         |                |        |
|------------------------------------------------|---------|----------------|--------|
| DIFFERENTIAL INPUT                             | ENABLES |                | OUTPUT |
| $V_{ID} = V_A - V_B$                           | G       | $\overline{G}$ | Y      |
| $V_{ID} \geq -32 \text{ mV}$                   | H       | X              | H      |
|                                                | X       | L              | H      |
| $-100 \text{ mV} < V_{ID} \leq -32 \text{ mV}$ | H       | X              | ?      |
|                                                | X       | L              | ?      |
| $V_{ID} \leq -100 \text{ mV}$                  | H       | X              | L      |
|                                                | X       | L              | L      |
| X                                              | L       | H              | Z      |
| Open                                           | H       | X              | H      |
|                                                | X       | L              | H      |

(1) H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate

## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS





## ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                                                              |                              | VALUE/UNIT                   |
|--------------------------------------------------------------|------------------------------|------------------------------|
| Supply voltage range, $V_{CC}$ <sup>(2)</sup>                |                              | –0.5 V to 4 V                |
| Voltage range                                                | Enables or Y                 | –1 V to 6 V                  |
|                                                              | A or B                       | –5 V to 6 V                  |
|                                                              | $ V_A - V_B $ (LVDT)         | 1 V                          |
| Electrostatic discharge                                      | A, B, and GND <sup>(3)</sup> | Class 3, A: 15 kV, B: 500 V  |
| Charged-device mode                                          | All pins <sup>(4)</sup>      | ±500 V                       |
| Continuous power dissipation                                 |                              | See Dissipation Rating Table |
| Storage temperature range                                    |                              | –65°C to 150°C               |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds |                              | 260°C                        |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
- (3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.
- (4) Tested in accordance with JEDEC Standard 22, Test Method C101.

## DISSIPATION RATINGS

| PACKAGE | $T_A \leq 25^\circ\text{C}$<br>POWER RATING | OPERATING FACTOR <sup>(1)</sup><br>ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 85^\circ\text{C}$<br>POWER RATING | $T_A = 125^\circ\text{C}$<br>POWER RATING |
|---------|---------------------------------------------|-------------------------------------------------------------------|------------------------------------------|-------------------------------------------|
| D16     | 950 mW                                      | 7.6 mW/°C                                                         | 494 mW                                   | 189 mW                                    |

- (1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

## RECOMMENDED OPERATING CONDITIONS

|                   |                                                         |         | MIN | NOM | MAX | UNIT |
|-------------------|---------------------------------------------------------|---------|-----|-----|-----|------|
| $V_{CC}$          | Supply voltage                                          |         | 3   | 3.3 | 3.6 | V    |
| $V_{IH}$          | High-level input voltage                                | Enables | 2   |     | 5   | V    |
| $V_{IL}$          | Low-level input voltage                                 | Enables | 0   |     | 0.8 | V    |
| $ V_{ID} $        | Magnitude of differential input voltage                 | LVDS    | 0.1 |     | 3   | V    |
|                   |                                                         | LVDT    |     |     | 0.8 |      |
| $V_I$ or $V_{IC}$ | Voltage at any bus terminal (separately or common-mode) |         | –4  |     | 5   | °C   |
| $T_A$             | Operating free-air temperature                          |         | –55 |     | 125 |      |

**ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

| PARAMETER            |                                                                            | TEST CONDITIONS                                                                                                                                                                     | MIN  | TYP <sup>(1)</sup> | MAX  | UNIT |
|----------------------|----------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|------|------|
| V <sub>IT1</sub>     | Positive-going differential input voltage threshold                        | V <sub>IB</sub> = –4 V or 5 V, See <a href="#">Figure 2</a>                                                                                                                         |      |                    | 50   | mV   |
| V <sub>IT2</sub>     | Negative-going differential input voltage threshold                        |                                                                                                                                                                                     | –50  |                    |      |      |
| V <sub>IT3</sub>     | Differential input failsafe voltage threshold                              | See <a href="#">Table 1</a> and <a href="#">Figure 5</a>                                                                                                                            | –32  |                    | –100 | mV   |
| V <sub>ID(HYS)</sub> | Differential input voltage hysteresis, V <sub>IT1</sub> – V <sub>IT2</sub> |                                                                                                                                                                                     |      | 50                 |      | V    |
| V <sub>OH</sub>      | High-level output voltage                                                  | I <sub>OH</sub> = –4 mA                                                                                                                                                             | 2.4  |                    |      | V    |
| V <sub>OL</sub>      | Low-level output voltage                                                   | I <sub>OL</sub> = 4 mA                                                                                                                                                              |      |                    | 0.4  | V    |
| I <sub>CC</sub>      | Supply current                                                             | SN65LVDX33<br>G at V <sub>CC</sub> , No load, Steady state<br>G at GND                                                                                                              |      | 16                 | 25   | mA   |
|                      |                                                                            |                                                                                                                                                                                     |      | 1.1                | 6    |      |
| I <sub>I</sub>       | Input current (A or B inputs)                                              | SN65LVDS<br>V <sub>I</sub> = 0 V, Other input open<br>V <sub>I</sub> = 2.4 V, Other input open<br>V <sub>I</sub> = –4 V, Other input open<br>V <sub>I</sub> = 5 V, Other input open |      |                    | ±25  | μA   |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±25  |      |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±80  |      |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±45  |      |
|                      |                                                                            | SN65LVDT<br>V <sub>I</sub> = 0 V, Other input open<br>V <sub>I</sub> = 2.4 V, Other input open<br>V <sub>I</sub> = –4 V, Other input open<br>V <sub>I</sub> = 5 V, Other input open |      |                    | ±50  | μA   |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±50  |      |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±180 |      |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±95  |      |
| I <sub>IO</sub>      | Differential input current (I <sub>IA</sub> – I <sub>IB</sub> )            | SN65LVDS<br>V <sub>ID</sub> = 100 mV, V <sub>IC</sub> = –4 V or 5 V                                                                                                                 |      |                    | ±5   | μA   |
|                      |                                                                            | SN65LVDT<br>V <sub>ID</sub> = 200 mV, V <sub>IC</sub> = –4 V or 5 V                                                                                                                 | 1.55 |                    | 2.4  | mA   |
| I <sub>I(OFF)</sub>  | Power-off input current (A or B inputs)                                    | SN65LVDS<br>V <sub>A</sub> or V <sub>B</sub> = 0 V or 2.4 V, V <sub>CC</sub> = 0 V<br>V <sub>A</sub> or V <sub>B</sub> = –4 V or 5 V, V <sub>CC</sub> = 0 V                         |      |                    | ±25  | μA   |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±60  |      |
|                      |                                                                            | SN65LVDT<br>V <sub>A</sub> or V <sub>B</sub> = 0 V or 2.4 V, V <sub>CC</sub> = 0 V<br>V <sub>A</sub> or V <sub>B</sub> = –4 V or 5 V, V <sub>CC</sub> = 0 V                         |      |                    | ±35  |      |
|                      |                                                                            |                                                                                                                                                                                     |      |                    | ±120 |      |
| I <sub>IH</sub>      | High-level input current (enables)                                         | V <sub>IH</sub> = 2 V                                                                                                                                                               |      |                    | 12   | μA   |
| I <sub>IL</sub>      | Low-level input current (enables)                                          | V <sub>IL</sub> = 0.8 V                                                                                                                                                             |      |                    | 12   | μA   |
| I <sub>OZ</sub>      | High-impedance output current                                              |                                                                                                                                                                                     | –10  |                    | 12   | μA   |
| C <sub>I</sub>       | Input capacitance, A or B input to GND                                     | V <sub>I</sub> = 0.4 sin (4E6πt) + 0.5 V                                                                                                                                            |      | 5                  |      | pF   |

(1) All typical values are at 25°C and with a 3.3-V supply.

## SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER                                                             | TEST CONDITIONS                             | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-----------------------------------------------------------------------|---------------------------------------------|-----|--------------------|-----|------|
| $t_{PLH(1)}$ Propagation delay time, low-to-high level output         | See Figure 3                                | 1.8 | 4                  | 8   | ns   |
| $t_{PHL(1)}$ Propagation delay time, high-to-low level output         |                                             | 1.8 | 4                  | 8   | ns   |
| $t_{d1}$ Delay time, failsafe deactivate time                         | $C_L = 10$ pF,<br>See Figure 3 and Figure 6 |     |                    | 11  | ns   |
| $t_{d2}$ Delay time, failsafe activate time                           |                                             | 0.2 |                    | 2   | μs   |
| $t_{sk(p)}$ Pulse skew ( $ t_{PHL(1)} - t_{PLH(1)} $ )                | See Figure 3                                |     | 200                |     | ps   |
| $t_{sk(o)}$ Output skew <sup>(2)</sup>                                |                                             |     | 150                |     | ps   |
| $t_{sk(pp)}$ Part-to-part skew <sup>(3)</sup>                         |                                             |     |                    | 1.2 | ns   |
| $t_r$ Output signal rise time                                         |                                             |     | 0.8                |     | ns   |
| $t_f$ Output signal fall time                                         |                                             |     | 0.8                |     | ns   |
| $t_{PHZ}$ Propagation delay time, high level-to-high impedance output | See Figure 4                                |     | 5.5                | 12  | ns   |
| $t_{PLZ}$ Propagation delay time, low level-to-high impedance output  |                                             |     | 4.4                | 12  | ns   |
| $t_{PZH}$ Propagation delay time, high impedance-to-high level output |                                             |     | 3.8                | 12  | ns   |
| $t_{PZL}$ Propagation delay time, high impedance-to-low level output  |                                             |     | 7                  | 12  | ns   |

(1) All typical values are at 25°C and with a 3.3-V supply.

(2)  $t_{sk(o)}$  is the magnitude of the time difference between the  $t_{PLH}$  or  $t_{PHL}$  of all receivers of a single device with all of their inputs driven together.

(3)  $t_{sk(pp)}$  is the magnitude of the time difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.






Figure 1. Voltage and Current Definitions



NOTE: Input signal of 3 Mpps, duration of 167 ns, and transition time of <1 ns.


**Figure 2.  $V_{IT1}$  and  $V_{IT2}$  Input Voltage Threshold Test Circuit and Definitions**





NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1 \text{ ns}$ , pulse repetition rate (PRR) = 50 Mpps, pulsewidth =  $10 \pm 0.2 \text{ ns}$ .  $C_L$  includes instrumentation and fixture capacitance within 0.06 mm of the D.U.T.

Figure 3. Timing Test Circuit and Waveforms



NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulsewidth =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.





Figure 4. Enable/Disable Time Test Circuit and Waveforms


**Table 1. Receiver Minimum and Maximum  $V_{IT3}$  Input Threshold Test Voltages**

| APPLIED VOLTAGES <sup>(1)</sup> |               | RESULTANT INPUTS |               |        |
|---------------------------------|---------------|------------------|---------------|--------|
| $V_{IA}$ (mV)                   | $V_{IB}$ (mV) | $V_{ID}$ (mV)    | $V_{IC}$ (mV) | Output |
| –4000                           | –3900         | –100             | –3950         | L      |
| –4000                           | –3968         | –32              | –3984         | H      |
| 4900                            | 5000          | –100             | 4950          | L      |
| 4968                            | 5000          | –32              | 4984          | H      |

(1) These voltages are applied for a minimum of 1.5  $\mu$ s.



**Figure 5.  $V_{IT3}$  Failsafe Threshold Test**



**Figure 6. Waveforms for Failsafe Activate and Deactivate**

**TYPICAL CHARACTERISTICS**




Figure 7.




Figure 8.




Figure 9.




Figure 10.

## TYPICAL CHARACTERISTICS (continued)





Figure 11.

## APPLICATION INFORMATION



- A. Place a 0.1-μF Z5U ceramic, mica or polystyrene dielectric, 0805 size, chip capacitor between  $V_{CC}$  and the ground plane. The capacitor should be located as close as possible to the device terminals.
- B. The termination resistance value should match the nominal characteristic impedance of the transmission media with  $\pm 10\%$ .
- C. Unused enable inputs should be tied to  $V_{CC}$  or GND as appropriate.

**Figure 12. Operation With 5-V Supply**

## RELATED INFORMATION

IBIS modeling is available for this device. Contact the local Texas Instruments sales office or the Texas Instruments Web site at [www.ti.com](http://www.ti.com) for more information.

For more application guidelines, see the following documents:

- *Low-Voltage Differential Signalling Design Notes* ([SLLA014](#))
- *Interface Circuits for TIA/EIA-644 (LVDS)* ([SLLA038](#))
- *Reducing EMI With LVDS* ([SLLA030](#))
- *Slew Rate Control of LVDS Circuits* ([SLLA034](#))
- *Using an LVDS Receiver With RS-422 Data* ([SLLA031](#))
- *Evaluating the LVDS EVM* ([SLLA033](#))

## APPLICATION INFORMATION (continued)

### ACTIVE FAILSAFE FEATURE

A differential line receiver commonly has a failsafe circuit to prevent it from switching on input noise. Current LVDS failsafe solutions require either external components with subsequent reductions in signal quality or integrated solutions with limited application. This family of receivers has a new integrated failsafe that solves the limitations seen in present solutions. A detailed theory of operation is presented in application note, *The Active Failsafe Feature of the SN65LVDS32B* (SLLA082A).

Figure 13 shows one receiver channel with active failsafe. It consists of a main receiver that can respond to a high-speed input differential signal. Also connected to the input pair are two failsafe receivers that form a window comparator. The window comparator has a much slower response than the main receiver and it detects when the input differential falls below 80 mV. A 600-ns failsafe timer filters the window comparator outputs. When failsafe is asserted, the failsafe logic drives the main receiver output to logic high.




Figure 13. Receiver With Active Failsafe

## APPLICATION INFORMATION (continued)

### ECL/PECL-to-LVTTL CONVERSION WITH TI'S LVDS RECEIVER

The various versions of emitter-coupled logic (i.e., ECL, PECL and LVPECL) are often the physical layer of choice for system designers. Designers know of the established technology and that it is capable of high-speed data transmission. In the past, system requirements often forced the selection of ECL. Now technologies like LVDS provide designers with another alternative. While the total exchange of ECL for LVDS may not be a design option, designers have been able to take advantage of LVDS by implementing a small resistor divider network at the input of the LVDS receiver. Texas Instruments has taken the next step by introducing a wide common-mode LVDS receiver (no divider network required) which can be connected directly to an ECL driver with only the termination bias voltage required for ECL termination ( $V_{CC} - 2\text{ V}$ ).

Figure 14 and Figure 15 show the use of an LV/PECL driver driving five meters of CAT-5 cable and being received by Texas Instruments wide common-mode receiver and the resulting eye-pattern. The values for R3 are required in order to provide a resistor path to ground for the LV/PECL driver. With no resistor divider, R1 simply needs to match the characteristic load impedance of  $50\ \Omega$ . The R2 resistor is a small value and is intended to minimize any possible common-mode current reflections.




Figure 14. LVPECL or PECL to Remote Wide Common-Mode LVDS Receiver




Figure 15. LV/PECL to Remote SN65LVDS33 at 500 Mbps Receiver Output (CH1)



## APPLICATION INFORMATION (continued)

### TEST CONDITIONS

- $V_{CC} = 3.3 \text{ V}$
- $T_A = 25^\circ\text{C}$  (ambient temperature)
- All four channels switching simultaneously with NRZ data. The scope is pulse-triggered simultaneously with NRZ data.

### EQUIPMENT

- Tektronix PS25216 programmable power supply
- Tektronix HFS 9003 stimulus system
- Tektronix TDS 784D 4-channel digital phosphor oscilloscope – DPO




Figure 16. Equipment Setup




Figure 17. Typical Eye Pattern SN65LVDS33

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN65LVDS33MDREP  | ACTIVE        | SOIC         | D                  | 16   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -55 to 125   | LVDS33M                 | <a href="#">Samples</a> |
| V62/05614-01XE   | ACTIVE        | SOIC         | D                  | 16   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -55 to 125   | LVDS33M                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN65LVDS33-EP :**

- Catalog: [SN65LVDS33](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

**TAPE AND REEL INFORMATION**
**REEL DIMENSIONS**

**TAPE DIMENSIONS**



|    |                                                           |
|----|-----------------------------------------------------------|
| A0 | Dimension designed to accommodate the component width     |
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

**TAPE AND REEL INFORMATION**

\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN65LVDS33MDREP | SOIC         | D               | 16   | 2500 | 330.0              | 16.4               | 6.5     | 10.3    | 2.1     | 8.0     | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65LVDS33MDREP | SOIC         | D               | 16   | 2500 | 367.0       | 367.0      | 38.0        |

D (R-PDSO-G16)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

|                              |                                                                                      |
|------------------------------|--------------------------------------------------------------------------------------|
| Audio                        | <a href="http://www.ti.com/audio">www.ti.com/audio</a>                               |
| Amplifiers                   | <a href="http://amplifier.ti.com">amplifier.ti.com</a>                               |
| Data Converters              | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>                       |
| DLP® Products                | <a href="http://www.dlp.com">www.dlp.com</a>                                         |
| DSP                          | <a href="http://dsp.ti.com">dsp.ti.com</a>                                           |
| Clocks and Timers            | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>                             |
| Interface                    | <a href="http://interface.ti.com">interface.ti.com</a>                               |
| Logic                        | <a href="http://logic.ti.com">logic.ti.com</a>                                       |
| Power Mgmt                   | <a href="http://power.ti.com">power.ti.com</a>                                       |
| Microcontrollers             | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a>                   |
| RFID                         | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>                                 |
| OMAP Applications Processors | <a href="http://www.ti.com/omap">www.ti.com/omap</a>                                 |
| Wireless Connectivity        | <a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a> |

### Applications

|                               |                                                                                          |
|-------------------------------|------------------------------------------------------------------------------------------|
| Automotive and Transportation | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)