



ELECTRONICS, INC.
44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089
<http://www.nteinc.com>

NTE74LS283 **Integrated Circuit** **TTL – 4–Bit Binary Full Adder**

Description:

The NTE74LS283 is a 4–bit binary full adder in a 16–Lead plastic DIP type package that performs the addition of two 4–bit binary words. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit. This device features full internal look–ahead across all four bits generating the carry term in ten nanoseconds (typ). This capability provides the system designer with partial look–ahead performance at the economy and reduced package count of a ripple–carry implementation.

The adder logic, including the carry, is implemented in its true form. End around carry can be accomplished without the need for logic or level inversion.

Features:

- Full–Carry Look–Ahead Across the Four Bits
- Systems Achieve Partial Look–Ahead Performance with the Economy of Ripple–Carry

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V_{CC} 7V
Input Voltage, V_{IN} 7V
Operating Temperature Range, T_A 0°C to +70°C
Storage Temperature Range, T_{stg} –65°C to +150°C

Note 1. Unless otherwise specified, all voltages are referenced to GND.

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.75	5.0	5.25	V
High–Level Output Current	I_{OH}	–	–	–400	μA
Low–Level Output Current	I_{OL}	–	–	8	mA
Operating Temperature Range	T_A	0	–	+70	°C

Electrical Characteristics: (Note 2, Note 3)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
High Level Input Voltage	V_{IH}		2	–	–	V
Low Level Input Voltage	V_{IL}		–	–	0.8	V
Input Clamp Voltage	V_{IK}	$V_{CC} = \text{MIN}, I_I = -18\text{mA}$	–	–	–1.5	V
High Level Output Voltage	V_{OH}	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = \text{MAX}, I_{OH} = -400\mu\text{A}$	2.7	3.4	–	V
Low Level Output Voltage	V_{OL}	$V_{CC} = \text{MIN}, V_{IH} = 2\text{V}, V_{IL} = \text{MAX}$ $I_{OL} = 4\text{mA}$	–	0.25	0.4	V
		$I_{OL} = 8\text{mA}$	–	0.35	0.5	V
Input Current Any A or B	I_I	$V_{CC} = \text{MAX}, V_I = 7\text{V}$	–	–	0.2	mA
C0			–	–	0.1	mA
High Level Input Current Any A or B	I_{IH}	$V_{CC} = \text{MAX}, V_I = 2.7\text{V}$	–	–	40	μA
C0			–	–	20	μA
Low Level Input Current Any A or B	I_{IL}	$V_{CC} = \text{MAX}, V_I = 0.4\text{V}$	–	–	–0.8	mA
C0			–	–	–0.4	mA
Short-Circuit Output Current	I_{OS}	$V_{CC} = \text{MAX}, \text{Note 4}$	–20	–	–100	mA
Supply Current All Inputs Grounded	I_{CC}	$V_{CC} = \text{MAX}, \text{Outputs Open}$	–	22	39	mA
All B Low, Other Inputs at 4.5V			–	19	34	mA
All Inputs at 4.5V			–	19	34	mA

Note 2. .For conditions shown as MIN or MAX, use the appropriate value specified under “Recommended Operation Conditions”.

Note 3. All typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^\circ\text{C}$.

Note 4. Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

Switching Characteristics: ($V_{CC} = 5\text{V}$, $R_L = 667\Omega$, $T_A = +25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Propagation Delay Time (From C0 Input to Any Σ Output)	t_{PLH}	$R_L = 2\text{k}\Omega, C_L = 15\text{pF}$	–	16	24	ns
	t_{PHL}		–	15	24	ns
Propagation Delay Time (From A_i or B_i Input to Σ_i Output)	t_{PLH}		–	15	24	ns
	t_{PHL}		–	15	24	ns
Output Enable Time (From C0 Input to C4 Output)	t_{PZH}		–	11	17	ns
	t_{PZL}		–	11	22	ns
Propagation Delay Time (From A_i or B_i Input to C4 Output)	t_{PLH}		–	11	17	ns
	t_{PHL}		–	12	17	ns

Function Table:

Input				Output					
				When C0 = L			When C0 = H		
A1 A3	B1 B3	A2 A4	B2 B4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$	C2 C4	$\Sigma 1$ $\Sigma 3$	$\Sigma 2$ $\Sigma 4$	C2 C4
L	L	L	L	L	L	L	H	L	L
H	L	L	L	H	L	L	L	H	L
L	H	L	L	H	L	L	L	H	L
H	H	L	L	L	H	L	H	H	L
L	L	H	L	L	H	L	H	H	L
H	L	H	L	H	H	L	L	L	H
L	H	H	L	H	H	L	L	L	H
H	H	H	L	L	L	H	H	L	H
L	L	L	H	L	H	L	H	H	L
H	L	L	H	H	H	L	L	L	H
L	H	L	H	H	H	L	L	L	H
H	H	L	H	L	L	H	H	L	H
L	L	H	H	L	L	H	H	L	H
H	L	H	H	H	L	H	L	H	H
L	H	H	H	H	L	H	L	H	H
H	H	H	H	L	H	H	H	H	H

H = HIGH Level

L = LOW Level

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs $\Sigma 1$ and $\Sigma 2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma 3$, $\Sigma 4$, and C4.

Pin Connection Diagram

