surfy
Contact Us:   Live Chat chat live or (888) 906-8217Track My Order

Onlinecomponents.com

Secure CheckoutSecure Checkout
DidYouKnow blueChatONLINE LIVE CHAT
or call us: (888)906-8217
Visit us at Electronica 2014 / Learn how to win a trip to Las Vegas
contact: Live Chatchat live or (888) 906-8217
Search
Browse by DropdownList Arrow image Cart Imageitem(s)
PRODUCT INFO
DM74ALS373WMX by FAIRCHILD
Image is representational - see manufacturer’s specifications
FAIRCHILD

DM74ALS373WMX

Fairchild

Latch Transparent 3-ST 8-CH D-Type 20-Pin SOIC W T/R

PRICING per each  AVAILABILITY real time   
1-24 :$0.95
25-99 :$0.75
100-249 :$0.72
250-499 :$0.72
500-999 :$0.59
1,000-1,999 :$0.50
2,000 + :$0.47
1,350 can ship today
In our stock 
Ships From: Phoenix, AZ
In Stock quantities placed in the next
6 hour(s) 8 minute(s) ship today!
RESOURCES
SPECS
Supplier: Fairchild
Part No: DM74ALS373WMX
RoHS: Yes
Maximum Low Level Output Current: 24 mA
Minimum Operating Supply Voltage: 4.5 V
Number of Channels per Chip: 8
Output Type: 3-State
Family: DM74ALS373
Polarity: Non-Inverting
Supplier_Package: SOIC W
Packaging: Tape and Reel
Logic Family: ALS
Latch Mode: Transparent
Fabrication Technology: Bipolar
Pin_Count: 20
Mounting: Surface Mount
Maximum High Level Output Current: -2.6 mA
Maximum Operating Supply Voltage: 5.5 V
Typical Operating Supply Voltage: 5 V
Operating Temperature: 0 to 70 °C
Dimension: 12.8 x 7.5 x 2.35(Max)mm
Customers Who Bought DM74ALS373WMX Also Bought
DESCRIPTION

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74ALS373 are transparent D-type latches. While the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state

Product Highlights

  • Switching specifications at 50 pF
  • Switching specifications guaranteed over full temperature and VCC range
  • Advanced oxide-isolated, ion-implanted Schottky TTL process
  • Functionally and pin for pin compatible with LS TTL counterpart
  • Improved AC performance over DM74LS373 at approximately half the power
  • 3-STATE buffer-type outputs drive bus lines directly
PART CLASSIFICATION DATA
HTS: 8542390000
ECCN: EAR99
DID YOU KNOW?