



# P-Channel Enhancement-Mode Lateral MOSFET

### **Features**

- Ultra-low threshold
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- Freedom from secondary breakdown
- Low input and output leakage

### **Applications**

- Logic level interfaces
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers

## **General Description**

These enhancement-mode (normally-off) transistors utilize a lateral MOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices.

Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown. The low threshold voltage and low on-resistance characteristics are ideally suited for hand held, battery operated applications.

### **Ordering Information**

Device	Package Optior	ıs	BV <sub>DSS</sub> /BV <sub>DGS</sub>	R <sub>DS(ON)</sub>	V <sub>GS(TH)</sub>	I <sub>D(ON)</sub>
	8-Lead SOIC (Narrow Body)	TO-92	(V)	(Ω)	(max) (V)	(min) (A)
LP0701	LP0701LG-G	LP0701N3-G	-16.5	1.5	-1.0	-1.25

<sup>-</sup>G indicates package is RoHS compliant ('Green')





### **Absolute Maximum Ratings**

Parameter	Value
Drain-to-source voltage	BV <sub>DSS</sub>
Drain-to-gate voltage	$BV_{DGS}$
Gate-to-source voltage	±10V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## **Pin Configurations**





## **Product Marking**



YY = Year Sealed WW = Week Sealed L = Lot Number \_ = "Green" Packaging

Package may or may not include the following marks: Si or 🚯

8-Lead SOIC (LG)



YY = Year Sealed WW = Week Sealed \_ = "Green" Packaging

Package may or may not include the following marks: Si or 🚮 TO-92 (N3)



Distance of 1.6mm from case for 10 seconds.

### **Thermal Characteristics**

Package	l <sub>D</sub> (continuous) <sup>†</sup> (mA)	Ι <sub>D</sub> (pulsed) <sup>†</sup> (A)	Power Dissipation @T <sub>c</sub> = 25°C (W)	θ <sub>jc</sub> (°C/W)	θ <sub>ja</sub> (°C/W)	I <sub>DR</sub> (mA)	l <sub>DRM</sub> † (A)
8-Lead SOIC	-700	-1.25	1.5 <sup>‡</sup>	83	104 <sup>‡</sup>	-700	-1.25
TO-92	-500	-1.25	1.0	125	170	-500	-1.25

#### Notes:

- $\dagger$  I<sub>D</sub> (continuous) is limited by max rated T<sub>r</sub>
- # Mounted on FR4 board, 25mm x 25mm x 1.57mm


### **Electrical Characteristics** (T<sub>A</sub> = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions		
BV <sub>DSS</sub>	Drain-to-source breakdown voltage	-16.5	-	-	V	$V_{GS} = 0V, I_{D} = -1.0 \text{mA}$		
$V_{gs}$	Gate threshold voltage	-0.5	-0.7	-1.0	V	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA		
$\Delta V_{GS(th)}$	Change in V <sub>GS(th)</sub> with temperature	-	1	-4.0	mV/°C	$V_{GS} = V_{DS}$ , $I_{D} = -1.0$ mA		
I <sub>GSS</sub>	Gate body leakage	-	-	-100	nA	$V_{GS} = \pm 10V, V_{DS} = 0V$		
		-	-	-100	nA	$V_{DS} = -15V, V_{GS} = 0V$		
I <sub>DSS</sub>	Zero gate voltage drain current	-	-	-1.0	mA	$V_{DS}$ = 0.8 Max Rating, $V_{GS}$ = 0V, $T_{A}$ = 125°C		
		-	-0.4	-		$V_{GS} = V_{DS} = -2.0V$		
I <sub>D(ON)</sub>	On-state drain current	-0.6	-1.0	-	Α	$V_{GS} = V_{DS} = -3.0V$		
		-1.25	-2.3	-		$V_{GS} = V_{DS} = -5.0V$		
	Static drain-to-source on-state resistance	-	2.0	4.0	Ω	$V_{GS} = -2.0V, I_{D} = -50mA$		
R <sub>DS(ON)</sub>		-	1.7	2.0		$V_{GS} = -3.0V, I_{D} = -150mA$		
	resistance	-	1.3	1.5		$V_{GS} = -5.0V, I_{D} = -300mA$		
$\Delta R_{DS(ON)}$	Change in R <sub>DS(ON)</sub> with temperature	-	-	0.75	%/°C	$V_{GS} = -5.0V, I_{D} = -300mA$		
$G_{FS}$	Forward transconductance	500	700	-	mmho	$V_{GS} = -15V, I_{D} = -1.0A$		
C <sub>ISS</sub>	Input capacitance	-	120	250		$V_{GS} = 0V$ ,		
C <sub>oss</sub>	Common source output capacitance	-	100	125	pF	$V_{DS} = -15V$ ,		
C <sub>RSS</sub>	Reverse transfer capacitance	-	40	60		f = 1.0MHz		
t <sub>d(ON)</sub>	Turn-on delay time	-	-	20				
t <sub>r</sub>	Rise time	-	-	20	no	V <sub>DD</sub> = -15V,		
t <sub>d(OFF)</sub>	Turn-off delay time	-	-	30	ns	$I_{D} = -1.25A,$ $R_{GEN} = 25\Omega$		
t <sub>f</sub>	Fall time	-	-	30		GEN		
V <sub>SD</sub>	Diode forward voltage drop	-	-1.2	-1.5	V	$V_{GS} = 0V, I_{SD} = -500 \text{mA}$		


#### Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


## **Switching Waveforms and Test Circuit**





# **Typical Performance Curves**



















# **Typical Performance Curves (cont.)**

















### Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ı	Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
Dimension (mm)	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			<b>0</b> º	<b>5</b> °
	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC			0.25 BSC	-	-	
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*	200	0.50	1.27			<b>8</b> º	15°


JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.


Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 1041309.

<sup>\*</sup> This dimension is not specified in the JEDEC drawing.


# 3-Lead TO-92 Package Outline (N3)





**Front View** 

**Side View** 



Symbol		Α	b	С	D	E	E1	е	e1	L
Dimensions (inches)	MIN	.170	.014 <sup>†</sup>	.014 <sup>†</sup>	.175	.125	.080	.095	.045	.500
	NOM	-	-	-	-	-	-	-	-	-
	MAX	.210	.022 <sup>†</sup>	.022 <sup>†</sup>	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="http://www.supertex.com/packaging.html">http://www.supertex.com/packaging.html</a>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2010 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.



<sup>\*</sup> This dimension is not specified in the JEDEC drawing.

<sup>†</sup> This dimension differs from the JEDEC drawing.