# 4M x 4Bit CMOS Quad CAS DRAM with Fast Page Mode

### **DESCRIPTION**

This is a family of 4,194,304 x 4 bit Quad  $\overline{\text{CAS}}$  with Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle (2K Ref. or 4K Ref.), access time (-5 or -6), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. Four separate  $\overline{\text{CAS}}$  pins provide for seperate I/O operation allowing this device to operate in parity mode.

This 4Mx4 Fast Page Mode Quad  $\overline{\text{CAS}}$  DRAM family is fabricated using Samsung's advanced CMOS process to realize high bandwidth, low power consumption and high reliability.

### **FEATURES**

- Part Identification
  - KM44C4003C/C-L (5V, 4K Ref.)
  - KM44C4103C/C-L (5V, 2K Ref.)
- Active Power Dissipation

Unit: mW

Speed	Refresh Cycle				
Speed	4K	2K			
-5	495	605			
-6	440	550			

- · Fast Page Mode operation
- Four seperate CAS pins provide for separate I/O operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- · Fast paralleltest mode capability
- · TTL compatible inputs and outputs
- Early Write or output enable controlled write
- · JEDEC Standard pinout
- · Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply


## Refresh Cycles

Part	Refresh	Refresh period		
NO.	cycle	Normal	L-ver	
C4003C	4K	64ms	128ms	
C4103C	2K	32ms	1201115	

### Performance Range

Speed	trac	tcac	trc	tpc	Remark
-5	50ns	13ns	90ns	35ns	5V/3.3V
-6	60ns	15ns	110ns	40ns	5V/3.3V

### **FUNCTIONAL BLOCK DIAGRAM**



Note) \*1 : 2K Refresh

**SAMSUNG ELECTRONICS CO., LTD.** reserves the right to change products and specifications without notice.



## **PIN CONFIGURATION** (Top Views)

#### • KM44C40(1)03CS • KM44C40(1)03CK 28 Vss 27 DQ3 26 DQ2 26 DQ2 DQ1 = 3 ₩ **□** 4 25 □ CAS3 ₩ 🗖 4 24 P OE 23 P A9 22 P CAS2 RAS 5 \*A11(N.C) 6 CAS0 7 RAS □ 5 CAS<sub>1</sub> □ 8 21 🗖 N.C CAS1 **□** 8 20 A8 19 A7 18 A6 17 A5 A10 **4** 9 A10 🗖 9 A0 🗀 10 A1 🗀 11 A2 🗖 12 16 **A**4 Vcc **4** 14 15 **V**SS

\*A11 is N.C for KM44C4103C(5V, 2K Ref. product)

K: 300mil 28 SOJ S: 300mil 28 TSOP II

Pin Name	Pin Function
A0 - A11	Address Inputs (4K Product)
A0 - A10	Address Inputs (2K Product)
DQ0 - 3	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS0∼CAS3	Column Address Strobe
$\overline{W}$	Read/Write Input
ŌĒ	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection



### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	Vcc Inputs	-1.0 to +7.0	V
Storage Temperature	Tstg	-55 to +150	°C
Power Dissipation	Po	1	W
Short Circuit Output Current	los	50	mA

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **RECOMMENDED OPERATING CONDITIONS** (Voltage referenced to Vss, TA= 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Units
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	ViH	2.4	-	Vcc+1.0*1	V
Input Low Voltage	VIL	-1.0 <sup>*2</sup>	-	0.8	V

<sup>\*1:</sup> Vcc+2.0V/20ns, Pulse width is measured at Vcc

# DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤VIN≤VIN+0.5V, all other input pins not under test=0 Volt)	lı(L)	-5	5	uA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	IO(L)	-5	5	uA
Output High Voltage Level(IOH=-5mA)	Voн	2.4	-	V
Output Low Voltage Level(IoL=4.2mA)	Vol	-	0.4	V

<sup>\*2: -2.0/20</sup>ns, Pulse width is measured at Vss

### DC AND OPERATING CHARACTERISTICS (Continued)

Cumbal	Dawer	Crossid	М	Max			
Symbol	Power	Speed	KM44C4003C	KM44C4103C	Units		
ICC1	Don't care	-5 -6	90 80	110 100	mA mA mA		
ICC2	Normal L	Don't care	2 1	2 1	mA mA		
Icc3	Don't care	-5 -6	90 80	110 100	mA mA mA		
ICC4	Don't care	-5 -6	80 70	90 80	mA mA mA		
ICC5	Normal L	Don't care	1 250	1 250	mA uA		
ICC6	Don't care	-5 -6	90 80	110 100	mA mA mA		
ICC7	L	Don't care	300	300	uA		
Iccs	L	Don't care	250	250	uA		

Icc1\*: Operating Current (RAS and CAS, Address cycling @trc=min.)

ICC2: Standby Current (RAS=CAS=W=VIH)

Icc3\*: RAS-only Refresh Current (CAS=VIH, RAS, Address cycling @trc=min.)

Icc4\*: Fast Page Mode Current (RAS=VIL, CAS, Address cycling @tpc=min.)

Iccs: Standby Current (RAS=CAS=W=Vcc-0.2V)

Icce\*: CAS-Before-RAS Refresh Current (RAS and CAS cycling @trc=min.)

Icc7: Battery back-up current, Average power supply current, Battery back-up mode
Input high voltage(VIH)=Vcc-0.2V, Input low voltage(VIL)=0.2V, CAS=0.2V,

DQ=Don't care, TRC=31.25us(4K/L-ver), 62.5us(2K/L-ver), TRAS=TRASmin~300ns

Iccs: Self Refresh Current

 $\overline{RAS} = \overline{CAS} = 0.2V$ ,  $\overline{W} = \overline{OE} = A0 \sim A11 = Vcc - 0.2V$  or 0.2V,

DQ0 ~ DQ3=Vcc-0.2V, 0.2V or Open

\*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6 address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one fast page mode cycle time, tPC.



# **CMOS DRAM**

# **CAPACITANCE** (TA=25°C, VCC=5V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A11]	CIN1	-	5	pF
Input capacitance [RAS, CASx, W, OE]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ3]	CDQ	-	7	pF

# **AC CHARACTERISTICS** (0°C≤TA≤70°C, See note 1,2)

Test condition :  $Vcc=5.0V\pm10\%$ , Vih/Vil=2.4/0.8V, Voh/Vol=2.4/0.4V

D	0		-5		-6	11	Notes
Parameter	Symbol	Min	Max	Min	Max	- Units	
Random read or write cycle time	trc	90		110		ns	
Read-modify-write cycle time	trwc	133		155		ns	
Access time from RAS	trac		50		60	ns	3,4,10
Access time from CAS	tcac		13		15	ns	3,4,5,18
Access time from column address	taa		25		30	ns	3,10
CAS to output in Low-Z	tclz	0		0		ns	3,18
Output buffer turn-off delay	toff	0	13	0	15	ns	6
Transition time (rise and fall)	t⊤	3	50	3	50	ns	2
RAS precharge time	trp	30		40		ns	
RAS pulse width	tras	50	10K	60	10K	ns	
RAS hold time	trsh	13		15		ns	14
CAS hold time	tсsн	50		60		ns	17
CAS pulse width	tcas	13	10K	15	10K	ns	23
RAS to CAS delay time	trcd	20	37	20	45	ns	4,16
RAS to column address delay time	trad	15	25	15	30	ns	10
CAS to RAS precharge time	tcrp	5		5		ns	15
Row address set-up time	tasr	0		0		ns	
Row address hold time	trah	10		10		ns	
Column address set-up time	tasc	0		0		ns	16
Column address hold time	<b>t</b> CAH	10		10		ns	16
Column address to RAS lead time	tral	25		30		ns	
Read command set-up time	trcs	0		0		ns	
Read command hold time referenced to	trch	0		0		ns	8,15
Read command hold time referenced to	trrh	0		0		ns	8
Write command hold time	twch	10		10		ns	14
Write command pulse width	twp	10		10		ns	
Write command to RAS lead time	trwL	13		15		ns	
Write command to CAS lead time	tcwL	13		15		ns	17

# **CMOS DRAM**

# AC CHARACTERISTICS (Continued)

Deservator	Complete	-	5		-6	11.26	Neter
Parameter	Symbol	Min	Max	Min	Max	Units	Notes
Data set-up time	tos	0		0		ns	9
Data hold time	tон	10		10		ns	9
Refresh period (2K, Normal)	tref		32		32	ms	
Refresh period (4K, Normal)	tref		64		64	ms	
Refresh period (L-ver)	tref		128		128	ms	
Write command set-up time	twcs	0		0		ns	7,16
CAS to W delay time	tcwp	36		40		ns	7,14
RAS to W delay time	trwd	73		85		ns	7
Column address to $\overline{\mathbb{W}}$ delay time	tawd	48		55		ns	7
CAS precharge to W delay time	tcpwd	53		60		ns	7
$\overline{\text{CAS}}$ set-up time ( $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh)	tcsr	5		5		ns	16
CAS hold time (CAS -before-RAS refresh)	tchr	10		10		ns	15
RAS to CAS precharge time	trpc	5		5		ns	16
Access time from CAS precharge	<b>t</b> CPA		30		35	ns	3,15
Fast Page mode cycle time	tpc	35		40		ns	19
Fast Page read-modify-write cycle time	<b>t</b> PRWC	76		85		ns	19
CAS precharge time (Fast Page cycle)	tcp	10		10		ns	20
RAS pulse width (Fast Page cycle)	trasp	50	200K	60	200K	ns	
RAS hold time from CAS precharge	trhcp	30		35		ns	
OE access time	toea		13		15	ns	21
OE to data delay	toed	13		15		ns	22
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	0	13	0	15	ns	6
OE command hold time	toeh	13		15		ns	
Write command set-up time (Test mode in)	twrs	10		10		ns	11
Write command hold time (Test mode in)	twтн	10		10		ns	11
$\overline{W}$ to $\overline{RAS}$ precharge time( $\overline{C}$ -B- $\overline{R}$ refresh)	twrp	10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time( $\overline{C}$ -B- $\overline{R}$ refresh)	twrh	10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		us	25,26,27
$\overline{RAS}$ precharge time ( $\overline{C}$ -B- $\overline{R}$ self refresh)	trps	90		110		ns	25,26,27
CAS hold time (C-B-R self refresh)	tchs	-50		-50		ns	25,26,27
Hold time $\overline{\text{CAS}}$ low to $\overline{\text{CAS}}$ high	tclch	5		5		ns	13,24



# **CMOS DRAM**

TEST MODE CYCLE (Note 11)

Parameter	Symbol		-5		-6	Units	Notes
2. 1. 2.1.	Symbol	Min	Max	Min	Max		Notes
Random read or write cycle time	trc	95		115		ns	
Read-modify-write cycle time	trwc	138		160		ns	
Access time from RAS	trac		55		65	ns	3,4,10,12
Access time from CAS	tcac		18		20	ns	3,4,5,12
Access time from column address	tAA		30		35	ns	3,10,12
RAS pulse width	tras	55	10K	65	10K	ns	
CAS pulse width	tcas	18	10K	20	10K	ns	
RAS hold time	trsh	18		20		ns	
CAS hold time	tсsн	55		65		ns	
Column address to RAS lead time	tral	30		35		ns	
CAS to W delay time	tcwd	41		45		ns	7
RAS to W delay time	trwd	78		90		ns	7
Column address to $\overline{\mathbf{W}}$ delay time	tawd	53		60		ns	7
$\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ delay time	tcpwd	58		65		ns	7
Fast Page mode cycle time	tPC	40		45		ns	
Fast Page read-modify-write cycle time	tPRWC	81		90		ns	
RAS pulse width (Fast Page cycle)	trasp	55	200K	65	200K	ns	
Access time from CAS precharge	<b>t</b> CPA	·	35		40	ns	3
OE access time	toea		18		20	ns	
OE to data delay	toed	18		20		ns	
OE command hold time	toeh	18		20		ns	

### **NOTES**

- 1. An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

  Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.


  If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD(max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 7. twcs, trwb, tcwb, tawb and tcpwb are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥trwb(min), tawb≥tawb(min) and tcpwb≥tcpwb(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. trch and trrh must be satisfied for a read cycle.
- 9. These parameters are referenced to the first  $\overline{\text{CAS}}$  falling edge in early write cycles and to  $\overline{\text{W}}$  falling edge in  $\overline{\text{OE}}$  controlled write cycle and read-modify-write cycles.
- 10. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only.

  If trad is greater than the specified trad(max) limit, then access time is controlled by trad.
- 11. These specifications are applied in the test mode.
- 12. In test mode read cycle, the values of trac, taa and tcac are delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding 5ns to the specified value in this data sheet.
- 13. In order to hold the address latched by the first CAS going low, the parameter tclch must be met.
- 14. The last CASx edge to go low.
- 15. The last CASx edge to go high.
- 16. The first  $\overline{CAS}x$  edge to go low.
- 17. The first  $\overline{CAS}x$  edge to go high.
- 18. Output parameter is refrenced to corresponding CASx input.
- 19. The last rising CASx edge to next cycle's last rising CASx edge.
- 20. The last rising  $\overline{CAS}x$  edge to first falling  $\overline{CAS}x$  edge.
- 21. The first DQx controlled by the first CASx to go low.
- 22. The last DQx controlled by the last CASx to go high.
- 23. Each CASx must meet minimum pulse width.
- 24. The last falling  $\overline{CAS}x$  edge to the first rising  $\overline{CAS}x$  edge.
- 25. If tRASS≥100us, then RAS precharge time must use tRPs instead of tRP.
- 26. For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K)/2048(2K) cycles of burst refresh must be executed within 64ms/32ms before and after self refresh, in order to meet refresh specification.
- 27. For distributed CAS-before-RAS with 15.6us interval, CAS-before-RAS refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.




## **READ CYCLE**

NOTE : DOUT = OPEN






# WRITE CYCLE ( EARLY WRITE )






# WRITE CYCLE ( OE CONTROLLED WRITE )






### **READ - MODIFY - WRTIE CYCLE**






# **FAST PAGE READ CYCLE**

NOTE: DOUT = OPEN






## **FAST PAGE WRITE CYCLE (EARLY WRITE)**






### **FAST PAGE READ - MODIFY - WRITE CYCLE**






## **RAS - ONLY REFRESH CYCLE**

NOTE :  $\overline{W}$ ,  $\overline{OE}$ , DIN = Don't care DOUT = OPEN




# **CAS** - BEFORE - RAS REFRESH CYCLE

NOTE :  $\overline{OE}$ , A = Don't care






# HIDDEN REFRESH CYCLE ( READ )



# **HIDDEN REFRESH CYCLE (WRITE)**


NOTE : DOUT = OPEN






# **CAS** - BEFORE - RAS SELF REFRESH CYCLE

NOTE :  $\overline{OE}$ , A = Don't care



### **TEST MODE IN CYCLE**

NOTE :  $\overline{OE}$ , A = Don't care







### **PACKAGE DIMENSION**

