# Octal D Flip-Flop with Enable

The SN74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.

- 8-Bit High Speed Parallel Registers
- Positive Edge-Triggered D-Type Flip Flops
- Fully Buffered Common Clock and Enable Inputs
- True and Complement Outputs
- Input Clamp Diodes Limit High Speed Termination Effects

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	0	25	70	ç
I <sub>OH</sub>	Output Current – High			-0.4	mA
I <sub>OL</sub>	Output Current – Low			8.0	mA



#### **ON Semiconductor**

http://onsemi.com


LOW POWER SCHOTTKY

#### MARKING DIAGRAMS



PDIP-20 N SUFFIX CASE 738





SOIC-20 DW SUFFIX CASE 751D

A = Assembly Location


WL = Wafer Lot YY = Year

WW = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
SN74LS377N	PDIP-20	1440 Units/Box
SN74LS377DW	SOIC-WIDE	38 Units/Rail
SN74LS377DWR2	SOIC-WIDE	2500/Tape & Reel

CONNECTION DIAGRAM DIP (TOP VIEW)




		LOADING	i (Note a)
PIN NAME	S	HIGH	LOW
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
$D_0 - D_3$	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	True Outputs	10 U.L.	5 U.L.
$\overline{Q}_0 - \overline{Q}_3$	Complemented Outputs	10 U.L.	5 U.L.
			<i>7</i> .

#### NOTES:

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

## LOGIC DIAGRAM



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Tes	t Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V	Guaranteed Input All Inputs	: HIGH Voltage for
V <sub>IL</sub>	Input LOW Voltage			0.8	٧	Guaranteed Input All Inputs	: LOW Voltage for
V <sub>IK</sub>	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	– 18 mA
V <sub>OH</sub>	Output HIGH Voltage	2.7	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = or V <sub>IL</sub> per Truth T	
.,	0		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> :	= 2.7 V
I <sub>IH</sub>	Input HIGH Current			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> :	= 7.0 V
I <sub>IL</sub>	Input LOW Current			-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
I <sub>OS</sub>	Short Circuit Current (Note 1)	-20		-100	mA	V <sub>CC</sub> = MAX	
I <sub>CC</sub>	Power Supply Current			28	mA	V <sub>CC</sub> = MAX, NOTE 1	

NOTE: With all inputs open and GND applied to all data and enable inputs, I<sub>CC</sub> is measured after a momentary GND, then 4.5 V is applied to clock.

1. Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

			Limits			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Clock Frequency	30	40		MHz	M. Ola
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Clock to Output		17 18	27 27	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF

### AC SETUP REQUIREMENTS (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0 V)

		Limits		
Symbol	Parameter	Min Typ Max	Unit	Test Conditions
t <sub>W</sub>	Any Pulse Width	20	ns	
t <sub>s</sub>	Data Setup Time	20	ns	
	Enable Setup Inactive — State	10	ns	V <sub>CC</sub> = 5.0 V
t <sub>s</sub>	Time Active — State	25	ns	
t <sub>h</sub>	Any Hold Time	5.0	ns	

#### **DEFINITION OF TERMS**

SETUP TIME (ts) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

 ${
m HOLD\ TIME\ }(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the

logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

**TRUTH TABLE** 


Ē	СР	D <sub>n</sub>	Qn	$\overline{Q}_n$
Н	\	X	No Change	No Change
L	\	Η	Н	L
L	\	L	L	Н

L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial


#### **AC WAVEFORM**



#### PACKAGE DIMENSIONS

#### **N SUFFIX**

PLASTIC PACKAGE CASE 738-03 ISSUE E



#### NOTES:


- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION L TO CENTER OF LEAD WHEN
- FORMED PARALLEL.
  4. DIMENSION B DOES NOT INCLUDE MOLD

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	1.010	1.070	25.66	27.17	
В	0.240	0.260	6.10	6.60	
C	0.150	0.180	3.81	4.57	
D	0.015	0.022	0.39	0.55	
Е	0.050	BSC <	1.27 BSC		
F	0.050	0.070	1.27	1.77	
G	0.100	BSC	2.54	BSC	
J	0.008	0.015	0.21	0.38	
K	0.110	0.140	2.80	3.55	
L	0.300	BSC	7.62	BSC	
M_	0 °	15°	0°	15°	
N	0.020	0.040	0.51	1.01	

#### PACKAGE DIMENSIONS

#### **DW SUFFIX**

PLASTIC SOIC PACKAGE CASE 751D-05 ISSUE F



- NOTES:
  1. DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14 5M 1994 DIMENSIONS D AND E DO NOT INCLUDE MOLD
- PROTRUSION.

  MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE PROTRUSION SHALL
  BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

MILLIMETERS				
MIN	MAX			
2.35	2.65			
0.10	0.25			
0.35	0.49			
0.23	0.32			
12.65	12.95			
7.40	7.60			
1.27	BSC			
10.05	10.55			
0.25	0.75			
0.50	0.90			
0 °	7 °			
	MIN 2.35 0.10 0.35 0.23 12.65 7.40 1.27 10.05 0.25 0.50			

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative