

DDR2 SDRAM

MT47H256M4 - 32 Meg x 4 x 8 banks MT47H128M8 - 16 Meg x 8 x 8 banks MT47H64M16 - 8 Meg x 16 x 8 banks

Features • RoHS compliant	Options • Configuration	Marking
 VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V JEDEC-standard 1.8V I/O (SSTL_18-compatible) Differential data strobe (DQS, DQS#) option 4n-bit prefetch architecture Duplicate output strobe (RDQS) option for x8 DLL to align DQ and DQS transitions with CK 8 internal banks for concurrent operation Programmable CAS latency (CL) Posted CAS additive latency (AL) WRITE latency = READ latency - 1 ^tCK Selectable burst lengths (BL): 4 or 8 Adjustable data-output drive strength 64ms, 8,192-cycle refresh On-die termination (ODT) Industrial temperature (IT) option Supports JEDEC clock jitter specification 	 256 Meg x 4 (32 Meg x 4 x 8 banks) 128 Meg x 8 (16 Meg x 8 x 8 banks) 64 Meg x 16 (8 Meg x 16 x 8 banks) FBGA package (Pb-free) 92-ball FBGA (11mm x 19mm) Rev. A 84-ball FBGA (8mm x 12.5mm) Rev. E, G 60-ball FBGA (8mm x 11.5mm) Rev. E, G FBGA package (lead solder) 84-ball FBGA (8mm x 12.5mm) Rev. E, G 60-ball FBGA (8mm x 11.5mm) Rev. E, G 1875ms @ CL = 7 (DDR2-1066) 2.5ns @ CL = 7 (DDR2-1066) 2.5ns @ CL = 5 (DDR2-800) 3.0ns @ CL = 6 (DDR2-800) 3.0ns @ CL = 4 (DDR2-667) 3.75ns @ CL = 4 (DDR2-533) 5.0ns @ CL = 3 (DDR2-400) Self refresh Standard 	HQ HW
	- Low-power	L
	 Operating temperature Commercial (0°C ≤ T_C ≤ 85°C) Industrial (-40°C ≤ T_C ≤ 95°C; -40°C ≤ T_A ≤ 85°C) Revision 	None IT :A ¹ /:E/:G
	• REVISION	.A /.E/.U

Table 1: Key Timing Parameters

Speed Grade	CL = 3	CL = 4	CL = 5	CL = 6	CL = 7	^t RC (ns)
-187E	n/a	n/a	667	800	1066	54
-25E	n/a	533	800	800	n/a	55
-25	n/a	533	667	800	n/a	55
-3E	n/a	667	667	n/a	n/a	54
-3	400	533	667	n/a	n/a	55
-37E	400	533	n/a	n/a	n/a	55
-5E	400	400	n/a	n/a	n/a	55


Notes: 1. Not recommended for new designs.



Table 2: Addressing

Parameter	256 Meg x 4	128 Meg x 8	64 Meg x 16
Configuration	32 Meg x 4 x 8 banks	16 Meg x 8 x 8 banks	8 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row address	A0-A13 (16K)	A0-A13 (16K)	A0-A12 (8K)
Bank address	BA0-BA2 (8)	BA0-BA2 (8)	BA0-BA2 (8)
Column address	A0-A9, A11 (2K)	A0-A9 (1K)	A0-A9 (1K)

Figure 1: 1Gb DDR2 Part Numbers



Notes: 1. Not all speeds and configurations are available in all packages.

FBGA Part Number System

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. For a quick conversion of an FBGA code, see the FBGA Part Marking Decoder on Micron's Web site: www.micron.com.




Table of Contents

FBGA Part Number System	2
State Diagram	4
Functional Description	5
Industrial Temperature	5
Automotive Temperature	6
General Notes	6
Functional Block Diagrams	7
Ball Assignments and Descriptions	9
Package Dimensions	
Electrical Specifications – Absolute Ratings	23
Temperature and Thermal Impedance	
Electrical Specifications – IDD Parameters	25
IDD Specifications and Conditions	25
IDD7 Conditions	26
AC Timing Operating Specifications	31
Notes	
AC and DC Operating Conditions	
ODT DC Electrical Characteristics	
Input Electrical Characteristics and Operating Conditions	
Output Electrical Characteristics and Operating Conditions	
Output Driver Characteristics	
Power and Ground Clamp Characteristics	
AC Overshoot/Undershoot Specification	
Input Slew Rate Derating	
Commands	
Truth Tables	
DESELECT	
NO OPERATION (NOP)	
LOAD MODE (LM)	
ACTIVATE	
READ.	
WRITE	
PRECHARGE	
REFRESH	
SELF REFRESH	
Operations	
Initialization	
Mode Register (MR)	
Extended Mode Register (EMR)	
Extended Mode Register 2 (EMR2)	
Extended Mode Register 3 (EMR 3)	
ACTIVATE	
READ	
WRITE	
PRECHARGE	
REFRESH	
SELF REFRESH	
Power-Down Mode	
Precharge Power-Down Clock Frequency Change	
RESET	
ODT Timing.	
MRS Command to ODT Update Delay	
MINO COMMAND TO ODI CHARLE DOIAY	141



State Diagram

Figure 2: Simplified State Diagram



Notes: 1. This diagram provides the basic command flow. It is not comprehensive and does not identify all timing requirements or possible command restrictions such as multibank interaction, power down, entry/exit, etc.



Functional Description

The DDR2 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls. A single read or write access for the DDR2 SDRAM effectively consists of a single 4n-bit-wide, one-clock-cycle data transfer at the internal DRAM core and four corresponding n-bit-wide, one-half-clock-cycle data transfers at the I/O balls.

A bidirectional data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. The x16 offering has two data strobes, one for the lower byte (LDQS, LDQS#) and one for the upper byte (UDQS, UDQS#).

The DDR2 SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS as well as to both edges of CK.

Read and write accesses to the DDR2 SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR2 SDRAM provides for programmable READ or WRITE burst lengths of four or eight locations. DDR2 SDRAM supports interrupting a burst READ of eight with another READ or a burst WRITE of eight with another WRITE. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAMs, the pipelined, multibank architecture of DDR2 SDRAMs allows for concurrent operation, thereby providing high, effective bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

All inputs are compatible with the JEDEC standard for SSTL_18. All full drive-strength outputs are SSTL_18-compatible.

Industrial Temperature

The industrial temperature (IT) option, if offered, has two simultaneous requirements: ambient temperature surrounding the device cannot be less than -40°C or greater than +85°C, and the case temperature cannot be less than -40°C or greater than +95°C. JEDEC specifications require the refresh rate to double when T_{C} exceeds +85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when T_{C} is < 0°C or > +85°C.



Automotive Temperature

The automotive temperature (AT) option, if offered, has two simultaneous requirements: ambient temperature surrounding the device cannot be less than –40°C or greater than +105°C, and the case temperature cannot be less than –40°C or greater than +105°C. JEDEC specifications require the refresh rate to double when T_{C} exceeds +85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when T_{C} is < 0°C or > +85°C.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL-enabled mode of operation.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise. Additionally, the x16 is divided into 2 bytes: the lower byte and the upper byte. For the lower byte (DQ0–DQ7), DM refers to LDM and DQS refers to LDQS. For the upper byte (DQ8–DQ15), DM refers to UDM and DQS refers to UDQS.
- Complete functionality is described throughout the document, and any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.



Functional Block Diagrams

The DDR2 SDRAM is a high-speed CMOS, dynamic random access memory. It is internally configured as a multi-bank DRAM.

Figure 3: 256 Meg x 4 Functional Block Diagram






Figure 4: 128 Meg x 8 Functional Block Diagram





Figure 5: 64 Meg x 16 Functional Block Diagram





Ball Assignments and Descriptions

Figure 6: 60-Ball FBGA - x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	VDD N	IC, RDQS#/N	U Vss				VssQ	DQS#/NI	ODDQ L
В	NF,DQ6	VssQ [OM, DM/RDQ	s			DQS	○ VssQ	NF,DQ7
C	VDDQ	DQ1	\bigvee_{VDDQ}				V _{DD} Q	DQ0	VDDQ
D	NF,DQ4	VssQ	DQ3				DQ2	VssQ	NF,DQ5
Ε	VDDL	VREF	Vss				VssDL	○ CK	VDD
F		CKE	WE#				C RAS#	CK#	ODT
G	BA2	O BA0	O BA1				CAS#	CS#	
Н		A10	A ₁				A2	A0	VDD
J	Vss	A3	A5				O A6	O A4	
K		A7	A9				A11	A8	Vss
L	VDD	A12	RFU				RFU	A13	



Figure 7: 84-Ball FBGA – x16 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	O	\bigcirc	\bigcirc				\bigcirc		\bigcirc
В	VDD DQ14	NC UssQ	Vss UDM				VssQ UDQS	UDQS#/NU VssQ	V _{DD} Q DQ15
C	VDDQ	DQ9	VDDQ				VDDQ	DQ8	VDDQ
D	DQ12	VssQ	DQ11				DQ10	VssQ	DQ13
Е	VDD	O NC	Vss				∪ VssQ	LDQS#/NU	V _{DD} Q
F	DQ6	∪ VssQ	LDM				LDQS	VssQ	DQ7
G	VDDQ	DQ1	VDDQ				VDDQ	DQ0	V _{DD} Q
Н	DQ4	VssQ	DQ3				DQ2	VssQ	DQ5
J	VDDL	V _{REF}	Vss				VssDL	CK	V _{DD}
K		CKE	WE#				C RAS#	CK#	ODT
L	BA2	O BA0	O BA1				CAS#	CS#	
M		A10	A1				A2	A0	V _{DD}
N	Vss	A3	A5				A6	A4	
Р		A7	A9				A11	A8	Vss
R	VDD	A12	RFU				RFU	RFU	



Figure 8: 92-Ball FBGA - x4, x8 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	O NC	O NC						O	O _{NC}
В	III.C	110						140	
C									
D	VDD	O NC	Vss				VssQ	O NC	VDDQ
Е	O NC	O NC	O NC				O NC	\bigcap_{NC}	O NC
F	O NC	O NC	O NC				O NC	O NC	O NC
G	NC NC	\bigcap_{NC}	\bigcap_{NC}				\bigcap_{NC}	\bigcap_{NC}	O NC
Н	VDD N	F, RDQS#/N	IU VSS				VssQ	DQS#/NU	VDDQ
J	NF,DQ6	VssQ	DM/RDQS				DQS	VssQ	NF,DQ7
K	VDDQ	DQ1	VDDQ				VDDQ	DQ0	VDDQ
L	NF,DQ4	VssQ	DQ3				DQ2	VssQ	NF,DQ5
M	VDDL	VREF	Vss				VssDL	CK	VDD
N		CKE	WE#				RAS#	CK#	ODT
Р	BA2	BA0	BA1				CAS#	CS#	
R		A10	A1				A2	A0	VDD
Т	Vss	A3	A5				A6	A4	
U		A7	A9				A11	A8	Vss
V	VDD	A12	RFU				RFU	A13	
V W Y									
Y AA								\bigcirc	
AA	NC	NC						NC	NC



Figure 9: 92-Ball FBGA – x16 Ball Assignments (Top View)

	1	2	3	4	5	6	7	8	9
Α	O _{NC}	O NC						O	O _{NC}
В									
С									
D	VDD	O NC	Vss				VssQ u	JDQS#/NU	VDDQ
Е	O DQ14	VssQ	UDM				UDQS	VssQ	DQ15
F	VDDQ	O DQ9	\bigvee_{VDDQ}				\bigvee_{VDDQ}	DQ8	VDDQ
G	DQ12	VssQ	O DQ11				O DQ10	VssQ	DQ13
Н	VDD	\bigcap_{NC}	VSS				VssQ I	LDQS#/NU	\circ
J	DQ6	VssQ	LDM				LDQS	VssQ	DQ7
K	VDDQ	DQ1	\bigvee_{VDDQ}				\bigvee_{VDDQ}	DQ0	VDDQ
L	DQ4	VssQ	DQ3				DQ2	VssQ	DQ5
М	VDDL	VREF	Vss				VssDL	O CK	VDD
N	_	CKE	WE#				RAS#	CK#	ODT
Р	BA2	BA0	BA1				CAS#	CS#	
R		A10	A1				A2	A0	VDD
Т	Vss	A3	A5				A6	A4	
U		A7	A9				A11	A8	Vss
V	VDD	A12	RFU				RFU	RFU	
V W Y									
АА	O _N	O NC						O NC	O NC



Table 3: FBGA 60-Ball - x4, x8 and 84-Ball - x16 Descriptions

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
M8, M3, M7, N2, N8, N3, N7, P2, P8, P3, M2, P7, R2	-	A0–A2, A3–A5, A6–A8, A9, A10, A11, A12	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0–BA2) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
-	H8, H3, H7, J2, J8, J3, J7, K2, K8, K3, H2, K7, L2, L8	A0–A2, A3–A5, A6–A8, A9, A10, A11, A12, A13	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0–BA2) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
L2, L3, L1	G2, G3, G1	BA0-BA2	Input	Bank address inputs: BA0–BA2 define to which bank an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA0–BA2 define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
J8, K8	E8, F8	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS/DQS#) is referenced to the crossings of CK and CK#.
K2	F2	CKE	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides precharge power-down and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry, power-down exit, output disable, and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh. CKE is an SSTL_18 input but will detect a LVCMOS LOW level after VDD is applied during first power-up. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF REFRESH operation, VREF must be maintained.
L8	G8	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple ranks. CS# is considered part of the command code.



Table 3: FBGA 60-Ball - x4, x8 and 84-Ball - x16 Descriptions (continued)

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
F3, B3	В3	LDM, UDM DM	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for upper byte DQ8–DQ15.
К9	F9	ODT	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following balls: DQ0–DQ15, LDM, UDM, LDQS, LDQS#, UDQS, and UDQS# for the x16; DQ0–DQ7, DQS, DQS#, RDQS, RDQS#, and DM for the x8; DQ0–DQ3, DQS, DQS#, and DM for the x4. The ODT input will be ignored if disabled via the LOAD MODE command.
K7, L7, K3	F7, G7, F3	RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
G8, G2, H7, H3, H1, H9, F1, F9, C8, C2, D7, D3, D1, D9, B1, B9	-	DQ0-DQ2, DQ3-DQ5, DQ6-DQ8, DQ9-DQ11, DQ12-DQ14, DQ15	I/O	Data input/output: Bidirectional data bus for 64 Meg x 16.
_	C8, C2, D7, D3, D1, D9, B1, B9	DQ0–DQ2, DQ3–DQ5, DQ6–DQ7	I/O	Data input/output: Bidirectional data bus for 128 Meg x 8.
_	C8, C2, D7, D3	DQ0–DQ2, DQ3	I/O	Data input/output: Bidirectional data bus for 256 Meg x 4.
-	B7, A8	DQS, DQS#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
F7, E8	-	LDQS, LDQS#	I/O	Data strobe for lower byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. LDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
B7, A8	-	UDQS, UDQS#	I/O	Data strobe for upper byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
_	B3, A2	RDQS, RDQS#	Output	Redundant data strobe: For 128 Meg x 8 only. RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, ball B3 becomes data mask (see DM ball). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
A1, E1, M9, R1, J9	A1, E9, L1, H9	Vdd	Supply	Power supply: 1.8V ±0.1V.



Table 3: FBGA 60-Ball - x4, x8 and 84-Ball - x16 Descriptions (continued)

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
A9, C1, C3, C7, C9, G3, E9, G1, G7, G9,	A9, C1, C3, C7, C9	VDDQ	Supply	DQ power supply: 1.8V ±0.1V. Isolated on the device for improved noise immunity.
J1	E1	VDDL	Supply	DLL power supply: 1.8V ±0.1V.
J2	E2	VREF	Supply	SSTL_18 reference voltage (VDDQ/2).
A3, E3, J3, N1, P9	A3, E3, J1, K9	Vss	Supply	Ground.
J7	E7	VssDL	Supply	DLL ground : Isolated on the device from Vss and VssQ.
A7, B2, B8, D2, D8, E7, F2, F8, H2, H8	A7, B2, B8, D2, D8	VssQ	Supply	DQ ground: Isolated on the device for improved noise immunity.
A2, E2	_	NC	_	No connect: These balls should be left unconnected.
_	B1, B9, D1, D9	NF	-	No function: x8: these balls are used as DQ4–DQ7; x4: they are no function.
A8, E8	-	NU	-	Not used: For x16 only. If EMR(E10) = 0, A8 and E8 are UDQS# and LDQS#. If EMR(E10) = 1, then A8 and E8 are not used.
_	A2, A8	NU	_	Not used: For x8 only. If EMR(E10) = 0, A2 and E8 are RDQS# and DQS#. If EMR(E10) = 1, then A2 and E8 are not used.
R8, R3, R7	L3, L7	RFU	_	Reserved for future use: Row address bits A13 (x16 only), A14, and A15.



Table 4: 92-Ball – x4, x8, x16 Descriptions

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
R8, R3, R7, T2, T8, T3, T7, U2, U8, U3, R2, U7, V2	-	A0–A2, A3–A6, A7–A9, A10–A12	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0–BA2) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
_	R8, R3, R7, T2, T8, T3, T7, U2, U8, U3, R2, U7, V2, V8	A0–A3, A4–A7, A8–A10, A11–A13	Input	Address inputs: Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA0–BA2) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command.
P2, P3, P1	P2, P3, P1	BA0-BA2	Input	Bank address inputs: BA0–BA2 define to which bank an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA0–BA2 define which mode register including MR, EMR, EMR(2), and EMR(3) is loaded during the LOAD MODE command.
M8, N8	M8, N8	CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data (DQ and DQS/DQS#) is referenced to the crossings of CK and CK#.
N2	N2	CKE	Input	Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM. The specific circuitry that is enabled/disabled is dependent on the DDR2 SDRAM configuration and operating mode. CKE LOW provides precharge power-down and SELF REFRESH operation (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry, power-down exit, output disable, and self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, and ODT) are disabled during power-down. Input buffers (excluding CKE) are disabled during self refresh. CKE is an SSTL_18 input but will detect a LVCMOS LOW level after VDD is applied during first power-up. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper SELF REFRESH operation, VREF must be maintained.
P8	P8	CS#	Input	Chip select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple ranks. CS# is considered part of the command code.
J3, E3	13	LDM, UDM, (DM)	Input	Input data mask: DM is an input mask signal for write data. Input data is masked when DM is concurrently sampled HIGH during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only, the DM loading is designed to match that of DQ and DQS balls. LDM is DM for lower byte DQ0–DQ7 and UDM is DM for upper byte DQ8–DQ15.



Table 4: 92-Ball – x4, x8, x16 Descriptions (continued)

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
N9	N9	ODT	Input	On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM. When enabled, ODT is only applied to each of the following balls: DQ0–DQ15, LDM, UDM, LDQS, LDQS#, UDQS, and UDQS# for the x16; DQ0–DQ7, DQS, DQS#, RDQS, RDQS#, and DM for the x8; DQ0–DQ3, DQS, DQS#, and DM for the x4. The ODT input will be ignored if disabled via the LOAD MODE command.
N7, P7, N3	N7, P7, N3	RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.
K8, K2, L7, L3, L1, L9, J1, J9, F8, F2, G7, G3, G1, G9, E1, E9	-	DQ0-DQ3, DQ4-DQ7, DQ8-DQ10, DQ11-DQ13, DQ14-DQ15	I/O	Data input/output: Bidirectional data bus for 64 Meg x 16.
_	K8, K2, L7, L3, L1, L9, J1, J9	DQ0–DQ3, DQ4–DQ7	I/O	Data input/output: Bidirectional data bus for 128 Meg x 8.
_	K8, K2, L7, L3	DQ0-DQ3	I/O	Data input/output: Bidirectional data bus for 256 Meg x 4.
-	J7, H8	DQS, DQS#	I/O	Data strobe: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
J7, H8	-	LDQS, LDQS#	I/O	Data strobe for lower byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. LDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
E7, D8	-	UDQS, UDQS#	I/O	Data strobe for upper byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS# is only used when differential data strobe mode is enabled via the LOAD MODE command.
-	J3, H2	RDQS, RDQS#	Output	Redundant data strobe: For x8 only. RDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When RDQS is enabled, RDQS is output with read data only and is ignored during write data. When RDQS is disabled, ball J3 becomes data mask (see DM ball). RDQS# is only used when RDQS is enabled and differential data strobe mode is enabled.
D1, H1, M9, R9, V1	D1, H1, M9, R9, V1	VDD	Supply	Power supply: 1.8V ±0.1V.
D9, F1, F3, F7, F9, H9, K1, K3, K7, K9	D9, H9, K1, K3, K7, K9	VDDQ	Supply	DQ power supply: 1.8V ±0.1V. Isolated on the device for improved noise immunity.
M1	M1	VddL	Supply	DLL power supply: 1.8V ±0.1V.
M2	M2	VREF	Supply	SSTL_18 reference voltage (VDDQ/2).
D3, H3, M3, T1, U9	D3, H3, M3, T1, U9	Vss	Supply	Ground.
M7	M7	VssDL	Supply	DLL ground: Isolated on the device from Vss and VssQ.




Table 4: 92-Ball – x4, x8, x16 Descriptions (continued)

x16 Ball Number	x4, x8 Ball Number	Symbol	Туре	Description
D7, E2, E8, G2, G8, H7,	D7, H7, J2, J8, L2, L8	VssQ	Supply	DQ ground: Isolated on the device for improved noise immunity.
J2, J8, L2, L8	30, 22, 20			
A1, A2, A8, A9, D2, H2, AA1, AA2, AA8, AA9	A1, A2, A8, A9, D2, D8, E1–E3, E7–E9, F1–F3, F7–F9, G1–G3, G7–G9, AA1, AA2, AA8,	NC	-	No connect: These balls should be left unconnected.
_	J1, J9, L1, L9, H2	NF	_	No function: x8: these balls are used as DQ4–DQ7; x4, they are no function.
D8, H8	_	NU	_	Not used: For x16 only. If EMR(E10) = 0, D8 and H8 are UDQS# and LDQS#. If EMR(E10) = 1, then D8 and H8 are not used.
_	H2, H8	NU	_	Not used: For x8 only. If EMR(E10) = 0, H2 and H8 are RDQS# and DQS#. If EMR(E10) = 1, then H2 and H8 are not used.
V3, V7, V8	V3, V7	RFU	_	Reserved for future use: Row address bits A13 (V8), A14 (V3), and A15 (V7) are reserved.



Package Dimensions


Figure 10: 60-Ball FBGA Package - x4, x8




Notes: 1. All dimensions are in millimeters.



Figure 11: 84-Ball FBGA Package - x16






Notes: 1. All dimensions are in millimeters.



Figure 12: 92-Ball FBGA Package - x4, x8, x16



Notes: 1. All dimensions are in millimeters.



FBGA Package Capacitance

Table 5: Input Capacitance

Parameter	Symbol	Min	Max	Units	Notes
Input capacitance: CK, CK#	Сск	1.0	2.0	pF	1
Delta input capacitance: CK, CK#	CDCK	-	0.25	pF	2, 3
Input capacitance: Address balls, bank address balls, CS#, RAS#, CAS#, WE#, CKE, ODT	Cı	1.0	2.0	pF	1, 4
Delta input capacitance: Address balls, bank address balls, CS#, RAS#, CAS#, WE#, CKE, ODT	CDI	-	0.25	pF	2, 3
Input/output capacitance: DQ, DQS, DM, NF	Cio	2.5	4.0	pF	1, 5
Delta input/output capacitance: DQ, DQS, DM, NF	CDIO	-	0.5	pF	3, 6

Notes

- 1. This parameter is sampled. $VDD = +1.8V \pm 0.1V$, $VDDQ = +1.8V \pm 0.1V$, VREF = VSS, f = 100 MHz, $T_C = 25$ °C, VOUT(DC) = VDDQ/2, VOUT (peak-to-peak) = 0.1V. DM input is grouped with I/O balls, reflecting the fact that they are matched in loading.
- 2. The input capacitance per ball group will not differ by more than this maximum amount for any given device.
- 3. ΔC are not pass/fail parameters but rather targets.
- 4. Reduce MAX limit by 0.25pF for -25, -25E, -187E speed devices.
- 5. Reduce MAX limit by 0.5pF for -3, -3E, -25, -25E, -187E speed devices.
- 6. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.



Electrical Specifications - Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 6: **Absolute Maximum DC Ratings**

Parameter	Symbol	Min	Max	Units	Notes
VDD supply voltage relative to Vss	VDD	-1.0	2.3	V	1
VDDQ supply voltage relative to VssQ	VddQ	-0.5	2.3	V	1, 2
VDDL supply voltage relative to VSSL	VDDL	-0.5	2.3	V	1
Voltage on any ball relative to Vss	VIN, VOUT	-0.5	2.3	V	3
Input leakage current; any input $0V \le VIN \le VDD$; all other balls not under test = $0V$	lı	-5	5	μΑ	
Output leakage current; $0V \le VOUT \le VDDQ$; DQ and ODT disabled	loz	-5	5	μΑ	
VREF leakage current; VREF = Valid VREF level	IVREF	-2	2	μΑ	

- Notes: 1. VDD, VDDQ, and VDDL must be within 300mV of each other at all times.
 - 2. VREF $\leq 0.6 \times VDDQ$; however, VREF may be $\geq VDDQ$ provided that VREF $\leq 300 \text{mV}$.
 - 3. Voltage on any I/O may not exceed voltage on VDDQ.

Temperature and Thermal Impedance

It is imperative that the DDR2 SDRAM device's temperature specifications, shown in Table 7 on page 24, be maintained in order to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 8 on page 24 for the applicable and available die revision and packages.

Incorrectly using thermal impedances can produce significant errors. Read Micron technical note TN-00-08, "Thermal Applications" prior to using the thermal impedances listed in Table 8 on page 24. For designs that are expected to last several years and require the flexibility to use several DRAM die shrinks, consider using final target theta values (rather than existing values) to account for increased thermal impedances from the die size reduction.

The DDR2 SDRAM device's safe junction temperature range can be maintained when the T_C specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required in order to satisfy the case temperature specifications.



Table 7: Temperature Limits

Parameter	Symbol	Min	Max	Units	Notes
Storage temperature	T _{STG}	-55	150	°C	1
Operating temperature: commercial	T _C	0	85	°C	2, 3
Operating temperature: industrial	T _C	-40	95	°C	2, 3, 4
	T _A	-40	85	°C	4, 5

Notes:

- MAX storage case temperature; T_{STG} is measured in the center of the package, as shown in Figure 13. This case temperature limit is allowed to be exceeded briefly during package reflow, as noted in Micron technical note TN-00-15, "Recommended Soldering Parameters."
- 2. MAX operating case temperature; T_C is measured in the center of the package, as shown in Figure 13.
- 3. Device functionality is not guaranteed if the device exceeds maximum T_C during operation.
- 4. Both temperature specifications must be satisfied.
- 5. Operating ambient temperature surrounding the package.

Figure 13: Example Temperature Test Point Location




Table 8: Thermal Impedance

Die Revision	Package	Substrate	θ JA (°C/W) Airflow = 0m/s	θ JA (°C/W) Airflow = 1m/s	θ JA (°C/W) Airflow = 2m/s	θ JB (°C/W)	θ JC (°C/W)
A ¹	92-ball	2-layer	38.3	25.3	21.3	11.8	1.7
		4-layer	24.7	18.1	16.0	10.8	
E ¹	60-ball	2-layer	56.7	42.1	36.8	22.7	2.5
		4-layer	40.2	32.8	29.9	22.1	
	84-ball	2-layer	52.9	41.3	35.7	21.6	2.5
		4-layer	38.4	32	28.9	21.5	
G ¹	60-ball	2-layer	66.5	49.6	43.1	30.3	5.9
		4-layer	49.2	40.4	36.4	30	
	84-ball	2-layer	60.2	44.5	39.3	26.1	5.6
		4-layer	44	35.7	32.8	26.1	

Notes: 1. Thermal resistance data is based on a number of samples from multiple lots and should be viewed as a typical number.



Electrical Specifications – IDD Parameters

IDD Specifications and Conditions

Table 9: General IDD Parameters

IDD Parameters	-187E	-25E	-25	-3E	-3	-37E	-5E	Units		
CL (IDD)	7	5	6	4	5	4	3	^t CK		
^t RCD (IDD)	13.125	12.5	15	12	15	15	15	ns		
^t RC (IDD)	58.125	57.5	60	57	60	60	55	ns		
^t RRD (IDD) - x4/x8 (1KB)	7.5	7.5	7.5	7.5	7.5	7.5	7.5	ns		
^t RRD (IDD) - x16 (2KB)	10	10	10	10	10	10	10	ns		
^t CK (IDD)	1.875	2.5	2.5	3	3	3.75	5	ns		
^t RAS MIN (IDD)	45	45	45	45	45	45	40	ns		
^t RAS MAX (IDD)	70,000	70,000	70,000	70,000	70,000	70,000	70,000	ns		
^t RP (IDD)	13.125	12.5	15	12	15	15	15	ns		
^t RFC (IDD - 256Mb)	75	75	75	75	75	75	75	ns		
^t RFC (IDD - 512Mb)	105	105	105	105	105	105	105	ns		
^t RFC (IDD - 1Gb)	127.5	127.5	127.5	127.5	127.5	127.5	127.5	ns		
^t RFC (IDD - 2Gb)	195	195	195	195	195	195	195	ns		
^t FAW (IDD) - x4/x8 (1KB)		Defined by pattern in Table 10 on page 26								
^t FAW (IDD) - x16 (2KB)		Defi	ned by patt	ern in Table	10 on pag	e 26		ns		



IDD7 Conditions

The detailed timings are shown below for IDD7. Where general IDD parameters in Table 9 on page 25 conflict with pattern requirements of Table 10, then Table 10 requirements take precedence.

IDD7 Timing Patterns (8-Bank Interleave READ Operation) Table 10:

Speed Grade	IDD7 Timing Patterns
Timing pattern	s for 8-bank x4/x8 devices
-5E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 A4 RA4 A5 RA5 A6 RA6 A7 RA7
-37E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-3	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
-3E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D
-25	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
-25E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
-187E	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D D
Timing pattern	s for 8-bank x16 devices
-5E	A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D A4 RA4 A5 RA5 A6 RA6 A7 RA7 D D
-37E	A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D A4 RA4 D A5 RA5 D A6 RA6 D A7 RA7 D D D
-3	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
-3E	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D
-25	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D
-25E	A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D A4 RA4 D D A5 RA5 D D A6 RA6 D D A7 RA7 D D D D
-187E	A0 RA0 D D D D A1 RA1 D D D D A2 RA2 D D D D A3 RA3 D D D D A4 RA4 D D D D A5 RA5 D D D D A6 RA6 D D D D A7 RA7 D D D D

- Notes: 1. A = active; RA = read auto precharge; D = deselect.
 - 2. All banks are being interleaved at ${}^{t}RC$ (IDD) without violating ${}^{t}RRD$ (IDD) using a BL = 4.
 - 3. Control and address bus inputs are stable during deselects.



Table 11: DDR2 IDD Specifications and Conditions (Die Revision A)

Notes: 1-7 (page 30) apply to the entire table

Parameter/Condition	Symbol	Configuration	-25E/ -25	-3E/-3	-37E	-5E	Units
Operating one bank active-precharge current:	IDD0	x4, x8	100	90	80	70	mA
${}^{t}CK = {}^{t}CK \text{ (IDD), } {}^{t}RC = {}^{t}RC \text{ (IDD),}$		x16	150	135	110	110	
^t RAS = ^t RAS MIN (IDD); CKE is HIGH, CS# is HIGH		X.10	.50	.55			
between valid commands; address bus inputs are							
switching; Data bus inputs are switching							
Operating one bank active-read-precharge	IDD1	x4, x8	110	100	95	80	mA
current: IOUT = 0mA; BL = 4, CL = CL (IDD), AL = 0;		x16	175	160	130	125	
${}^{t}CK = {}^{t}CK \text{ (IDD), } {}^{t}RC = {}^{t}RC \text{ (IDD),}$							
${}^{t}RAS = {}^{t}RAS MIN (IDD), {}^{t}RCD = {}^{t}RCD (IDD); CKE is$							
HIGH, CS# is HIGH between valid commands;							
address bus inputs are switching; Data pattern is							
same as IDD4W							
Precharge power-down current: All banks idle;	IDD2P	x4, x8, x16	7	7	7	7	mA
^t CK = ^t CK (IDD); CKE is LOW; Other control and							
address bus inputs are stable; Data bus inputs are							
floating							
Precharge quiet standby current: All banks idle;	IDD2Q	x4, x8	65	55	41	35	mA
^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other		x16	75	65	45	40	
control and address bus inputs are stable; Data bus							
inputs are floating							
Precharge standby current: All banks idle;	IDD2N	x4, x8	70	60	45	40	mA
^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other		x16	80	70	50	40	
control and address bus inputs are switching; Data							
bus inputs are switching							
Active power-down current: All banks open;	IDD3P	Fast PDN exit	50	45	40	35	mA
^t CK = ^t CK (IDD); CKE is LOW; Other control and		MR12 = 0					
address bus inputs are stable; Data bus inputs are		Slow PDN exit	18	18	18	18	
floating		MR12 = 1					
Active standby current: All banks open;	IDD3N	x4, x8	75	70	60	45	mA
${}^{t}CK = {}^{t}CK \text{ (IDD)}, {}^{t}RAS = {}^{t}RAS \text{ MAX (IDD)}, {}^{t}RP = {}^{t}RP$		x16	85	75	60	55	
(IDD); CKE is HIGH, CS# is HIGH between valid							
commands; Other control and address bus inputs							
are switching; Data bus inputs are switching							
Operating burst write current: All banks open,	IDD4W	x4, x8	185	160	140	110	mA
continuous burst writes; $BL = 4$, $CL = CL$ (IDD), $AL = 0$;		x16	315	210	180	160	
${}^{t}CK = {}^{t}CK \text{ (IDD)}, {}^{t}RAS = {}^{t}RAS \text{ MAX (IDD)}, {}^{t}RP = {}^{t}RP$							
(IDD); CKE is HIGH, CS# is HIGH between valid							
commands; address bus inputs are switching; Data							
bus inputs are switching							
Operating burst read current: All banks open,	IDD4R	x4, x8	190	160	145	110	mA
continuous burst reads, IOUT = 0mA; BL = 4,		x16	320	220	180	160	
CL = CL (IDD), AL = 0; ${}^{t}CK = {}^{t}CK$ (IDD), ${}^{t}RAS = {}^{t}RAS MAX (IDD), {}^{t}RP = {}^{t}RP (IDD); CKE is HIGH,$							
CS# is HIGH between valid commands; address bus							
inputs are switching; Data bus inputs are switching							
Burst refresh current: ^t CK = ^t CK (IDD); REFRESH	InnE	v4 v0	200	270	250	220	m ^
	IDD5	x4, x8	280	270	250	220	mA
command at every ^t RFC (IDD) interval; CKE is HIGH, CS# is HIGH between valid commands; Other		x16	280	270	250	240	
control and address bus inputs are switching; Data							
bus inputs are switching							
Dus imputs are switching		1		1		I	1



Table 11: DDR2 IDD Specifications and Conditions (Die Revision A) (continued)

Notes: 1–7 (page 30) apply to the entire table

Parameter/Condition	Symbol	Configuration	-25E/ -25	-3E/-3	-37E	-5E	Units
Self refresh current: CK and CK# at 0V;	IDD6	x4, x8, x16	7	7	7	7	mA
CKE \leq 0.2V; Other control and address bus inputs are floating; Data bus inputs are floating	IDD6L		5	5	5	5	
Operating bank interleave read current: All	IDD7	x4, x8	335	300	290	260	mA
bank interleaving reads, IOUT = 0mA; BL = 4, CL = CL (IDD), AL = ${}^{t}RCD$ (IDD) - 1 × ${}^{t}CK$ (IDD); ${}^{t}CK = {}^{t}CK$ (IDD), ${}^{t}RC = {}^{t}RC$ (IDD), ${}^{t}RRD = {}^{t}RRD$ (IDD), ${}^{t}RCD = {}^{t}RCD$ (IDD); CKE is HIGH, CS# is HIGH between valid commands; address bus inputs are stable during deselects; Data bus inputs are switching; See "Idd7 Conditions" on page 26 for details		x16	440	350	340	330	



Table 12: DDR2 IDD Specifications and Conditions (Die Revision E and G)

Notes: 1–7 (page 30) apply to the entire table

Parameter/Condition	Symbol	Configuration	-187E	-25E/ -25	-3E/ -3	-37E	-5E	Units
Operating one bank active-precharge current:	IDD0	x4, x8	115	90	85	70	70	mA
[†] CK = [†] CK (IDD), [†] RC = [†] RC (IDD), [†] RAS = [†] RAS MIN (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	180	150	135	110	110	
Operating one bank active-read-precharge current:	IDD1	x4, x8	130	110	100	95	90	mA
IOUT = 0mA; BL = 4, CL = CL (IDD), AL = 0; ${}^{t}CK = {}^{t}CK$ (IDD), ${}^{t}RC = {}^{t}RC$ (IDD), ${}^{t}RAS = {}^{t}RAS$ MIN (IDD), ${}^{t}RCD = {}^{t}RCD$ (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data pattern is same as IDD4W		x16	210	175	130	120	115	
Precharge power-down current: All banks idle; ^t CK = ^t CK (IDD); CKE is LOW; Other control and address bus inputs are stable; Data bus inputs are floating	IDD2P	x4, x8, x16	7	7	7	7	7	mA
Precharge quiet standby current: All banks idle;	IDD2Q	x4, x8	60	50	40	40	35	mA
^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are stable; Data bus inputs are floating		x16	90	75	65	45	40	
Precharge standby current: All banks idle;	IDD2N	x4, x8	60	50	40	40	35	mA
^t CK = ^t CK (IDD); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are switching; Data bus inputs are switching		x16	95	80	70	50	40	
Active power-down current: All banks open; ^t CK = ^t CK (IDD); CKE is LOW; Other control and address	IDD3P	Fast exit MR12 = 0	50	40	30	30	30	mA
bus inputs are stable; Data bus inputs are floating		Slow exit MR12 = 1	10	10	10	10	10	
Active standby current: All banks open;	IDD3N	x4, x8	70	60	55	45	40	mA
^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX (IDD), ^t RP = ^t RP (IDD); CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		x16	95	85	75	60	55	
Operating burst write current: All banks open,	IDD4W	x4	190	145	120	110	90	mA
continuous burst writes; BL = 4, CL = CL (IDD), AL = 0;		x8	210	160	135	125	105	
^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX (IDD), ^t RP = ^t RP (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	405	315	200	180	160	
Operating burst read current: All banks open,	IDD4R	x4	190	145	120	110	105	mA
continuous burst reads, $IOUT = 0mA$; $BL = 4$,		x8	210	160	135	125	90	
CL = CL (IDD), AL = 0; ^t CK = ^t CK (IDD), ^t RAS = ^t RAS MAX (IDD), ^t RP = ^t RP (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are switching; Data bus inputs are switching		x16	420	320	220	180	160	
Burst refresh current: ^t CK = ^t CK (IDD); REFRESH	IDD5	x4, x8	265	235	215	210	205	mA
command at every ^t RFC (IDD) interval; CKE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are switching; Data bus inputs are switching		x16	300	280	270	250	240	



Table 12: DDR2 IDD Specifications and Conditions (Die Revision E and G) (continued)

Notes: 1-7 (page 30) apply to the entire table

Parameter/Condition	Symbol	Configuration	-187E	-25E/ -25	-3E/ -3	-37E	-5E	Units
Self refresh current: CK and CK# at 0V; CKE \leq 0.2V;	IDD6	x4, x8, x16	7	7	7	7	7	mA
Other control and address bus inputs are floating; Data bus inputs are floating	IDD6L		5	5	5	5	5	
Operating bank interleave read current: All bank	IDD7	x4, x8	425	335	280	270	260	mA
interleaving reads, IOUT = 0mA; BL = 4, CL = CL (IDD), AL = t RCD (IDD) - 1 × t CK (IDD); t CK = t CK (IDD), t RCD = t RCD (IDD), t RCD = t RCD (IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are stable during deselects; Data bus inputs are switching; See "Idd7 Conditions" on page 26 for details		x16	520	440	350	330	300	

Notes:

- 1. IDD specifications are tested after the device is properly initialized. $0^{\circ}C \le T_C \le +85^{\circ}C$. $VDD = +1.8V \pm 0.1V$, $VDDQ = +1.8V \pm 0.1V$, $VDQ = +1.8V \pm 0.1V$
- 2. Input slew rate is specified by AC parametric test conditions (Table 9 on page 25).
- 3. IDD parameters are specified with ODT disabled.
- 4. Data bus consists of DQ, DM, DQS, DQS#, RDQS, RDQS#, LDQS, LDQS#, UDQS, and UDQS#. IDD values must be met with all combinations of EMR bits 10 and 11.
- 5. Definitions for IDD conditions:

 $\label{eq:lower_lower} \begin{array}{ll} \text{LOW} & \text{Vin} \leq \text{Vil(Ac) MAX} \\ \text{HIGH} & \text{Vin} \geq \text{Vih(Ac) MIN} \end{array}$

Stable Inputs stable at a HIGH or LOW level

Floating Inputs at VREF = VDDQ/2

Switching Inputs changing between HIGH and LOW every other clock cycle (once per

two clocks) for address and control signals

Switching Inputs changing between HIGH and LOW every other data transfer (once per

clock) for DQ signals, not including masks or strobes

- 6. IDD1, IDD4R, and IDD7 require A12 in EMR to be enabled during testing.
- 7. The following IDDs must be derated (IDD limits increase) on IT-option and AT-option devices when operated outside of the range $0^{\circ}C \le T_C \le 85^{\circ}C$:

When $T_C \le 0^{\circ}\text{C}$ IDD2P and IDD3P (slow) must be derated by 4 percent; IDD4R and IDD5W must be derated by 2 percent; and IDD6 and IDD7 must be derated by 7 percent IDD0, IDD1, IDD2N, IDD2Q, IDD3N, IDD3P (fast), IDD4R, IDD4W, and IDD5W must be derated by 2 percent; IDD2P must be derated by 20 percent; IDD3Pslow must be derated by 30 percent; and IDD6 must be derated by 80 percent (IDD6 will increase by this amount if $T_C < 85^{\circ}\text{C}$ and the 2X refresh option is still enabled)

AC Timing Operating Specifications

Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 1 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported; Notes: 1–5 (page 38) apply to the entire table; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristics		-187E -25E		-2	-25 -3E		-3		-37E		-5E							
	Paramet	ter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	Clock cycle time	CL = 7	^t CK (AVG)	1.875	8.0	-	-	_	_	-	_	-	-	-	-	-	-	ns	6, 7, 8, 9
		CL = 6	^t CK (AVG)	2.5	8.0	2.5	8.0	2.5	8.0	-	_	-	-	-	-	-	_		
		CL = 5	^t CK (AVG)	3.0	8.0	2.5	8.0	3.0	8.0	3.0	8.0	3.0	8.0	-	-	-	-		
		CL = 4	^t CK (AVG)	-	-	3.75	8.0	3.75	8.0	3.0	8.0	3.75	8.0	3.75	8.0	5.0	8.0		
		CL = 3	^t CK (AVG)	-	-	-	-	-	_	-	-	5.0	8.0	5.0	8.0	5.0	8.0		
Clock	CK high-lev width	/el	^t CH (AVG)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	^t CK	10
	CK low-leve	el width	^t CL (AVG)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	^t CK	
	Half clock p	period	^t HP						MIN =	lesser of MAX =		nd ^t CL						ps	11
	Absolute ^t C	CK	^t CK (ABS)									TPER (MI TPER (M						ps	
	Absolute CK high- tCH level width (ABS)				ı						MIN + ^t J MAX + ^t .						ps		
	Absolute Clevel width										ΙΙ [†] + ΝΙΝ ΛΑΧ + ^t .						ps		



1Gb: x4, x8, x16 DDR2 SDRAM AC Timing Operating Specifications

Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 2 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported; Notes: 1–5 (page 38) apply to the entire table; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristics		-187E		-25E		-25		-3E		-3		-37E		-5E			
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	Period jitter	^t JITPER	-90	90	-100	100	-100	100	-125	125	-125	125	-125	125	-125	125	ps	12
	Half period	^t JIT _{DTY}	-75	75	-100	100	-100	100	-125	125	-125	125	-125	125	-150	150	ps	13
	Cycle to cycle	le to cycle ^t JITcc		180		200		0	250		250		25	0	25	0	ps	14
	Cumulative error, 2 cycles	^t ERR _{2PER}	-132	132	-150	150	-150	150	-175	175	-175	175	-175	175	-175	175	ps	15
itter	Cumulative error, 3 cycles	^t ERR _{3PER}	-157	157	-175	175	-175	175	-225	225	-225	225	-225	225	-225	225	ps	15
Clock J	Cumulative error, 4 cycles	^t ERR _{4PER}	-175	175	-200	200	-200	200	-250	250	-250	250	-250	250	-250	250	ps	15
	Cumulative error, 5 cycles	^t ERR _{5PER}	-188	188	-200	200	-200	200	-250	250	-250	250	-250	250	-250	250	ps	15, 16
	Cumulative error, 6–10 cycles	^t ERR ₆₋ 10per	-250	250	-300	300	-300	300	-350	350	-350	350	-350	350	-350	350	ps	15, 16
	Cumulative error, 11–50 cycles	^t ERR ₁₁₋ 50per	-425	425	-450	450	-450	450	-450	450	-450	450	-450	450	–450	450	ps	15

Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 3 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported; Notes: 1–5 (page 38) apply to the entire table; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characterist	tics	-18	37E	-25	SE SE	-25 -3E			-3		-37E		-5E				
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
7	DQS output access time from CK/CK#	^t DQSCK	-300	+300	-350	+350	-350	+350	-400	+400	-400	+400	-450	+450	-500	+500	ps	19
be-O	DQS read preamble	^t RPRE						M	1IN = 0.9 AX = 1.	1 × ^t CK							^t CK	17, 18, 19
Data Strobe-Out	DQS read postamble	tamble $MAX = 0.6 \times {}^{t}CK$														^t CK	17, 18, 19, 20	
Õ	CK/CK# to DQS Low-Z	^t LZ ₁	$MAX = {}^{t}AC (MAX)$											ps	19, 21, 22			
	DQS rising edge to CK rising edge	^t DQSS		· · · · ·												^t CK	18	
	DQS input-high pulse width	^t DQSH		$MIN = 0.35 \times {}^{t}CK$ $MAX = n/a$ $MIN = 0.35 \times {}^{t}CK$														
	DQS input-low pulse width	^t DQSL	$MIN = 0.35 \times {}^{t}CK$ $MAX = n/a$														^t CK	18
<u>2</u>	DQS falling to CK rising: setup time	^t DSS	$MIN = 0.2 \times {}^{t}CK$ $MAX = n/a$													^t CK	18	
Strobe-In	DQS falling from CK rising: hold time	^t DSH						N	1IN = 0.2 MAX =								^t CK	18
Data	Write preamble setup time	tWPRES							MIN = MAX =								ps	23, 24
	DQS write preamble	^t WPRE							IN = 0.3 MAX =	: n/a							^t CK	18
	DQS write postamble	^t WPST	$MIN = 0.4 \times {}^{t}CK$ $MAX = 0.6 \times {}^{t}CK$										^t CK	18, 25				
	WRITE command to first DQS transition	DQS $MAX = WL + {}^{t}DQSS$										^t CK						



Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 4 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported; Notes: 1–5 (page 38) apply to the entire table; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristics		-187E		-25E		-25		-3E		-3		-37E		-5E			
	Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Мах	Units	Notes
	DQ output access time from CK/CK#	^t AC	-350	+350	-400	+400	-400	+400	-45 0	+450	-450	+450	-500	+500	-600	+600	ps	19
	DQS-DQ skew, DQS to last DQ valid, per group, per access	^t DQSQ	-	175	-	200	-	200	-	240	-	240	-	300	-	350	ps	26, 27
Out	DQ hold from next DQS strobe	^t QHS	-	250	-	300	-	300	-	340	-	340	-	400	-	450	ps	28
Data-Out	DQ-DQS hold, DQS to first DQ not valid	^t QH		MIN = ^t HP - ^t QHS MAX = n/a														26, 27, 28
	CK/CK# to DQ, DQS High-Z	^t HZ		$MIN = n/a$ $MAX = {}^{t}AC (MAX)$														
	CK/CK# to DQ Low-Z	^t LZ ₂		$MIN = 2 \times {}^{t}AC (MIN)$ $MAX = {}^{t}AC (MAX)$														19, 21, 22
	Data valid output window	DVW						IIM	N = ^t QH MAX =		Q						ns	26, 27
	DQ and DM input setup time to DQS	^t DS _b	0	ı	50	-	50	1	100	ı	100	-	100	-	150	-	ps	26, 30, 31
_	DQ and DM input hold time to DQS	^t DH _b	75	1	125	_	125	-	175	-	175	-	225	_	275	_	ps	26, 30, 31
Data-In	DQ and DM input setup time to DQS	^t DS _a	200	ı	250	-	250	ı	300	ı	300	ı	350	-	400	-	ps	26, 30, 31
	DQ and DM input hold time to DQS	^t DH _a	200	1	250	-	250	ı	300	ı	300	1	350	-	400	-	ps	26, 30, 31
	DQ and DM input pulse width	^t DIPW	•	$MIN = 0.35 \times {}^{t}CK$ $MAX = n/a$												^t CK	18, 32	



1Gb: x4, x8, x16 DDR2 SDRAM AC Timing Operating Specifications

Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 5 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported;

		· · · · · · · · · · · · · · · · · · ·	
Notes: 1-5 (page 38)	apply to the entire table;	$VDDQ = +1.8V \pm 0.1V$	$V_{DD} = +1.8V \pm 0.1V$

	AC Cha	racterist	tics	-18	37E	-25E		-2	5	-3E		-3	3	-37E		-5E			
	Paramet	ter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	Input setup	time	^t IS _b	125	-	175	-	175	-	200	-	200	-	250	-	350	-	ps	31, 33
	Input hold	time	^t IH _b	200	_	250	-	250	-	275	-	275	-	375	-	475	-	ps	31, 33
	Input setup	time	^t IS _a	325	_	375	-	375	-	400	-	400	-	500	-	600	-	ps	31, 33
	Input hold		^t IH _a	325	ı	375	-	375	-	400	-	400	-	500	-	600	-	ps	31, 33
	Input pulse		^t IPW	0.6	-	0.6	-	0.6	-	0.6	_	0.6	_	0.6	-	0.6	-	^t CK	18, 32
	ACTIVATE-t ACTIVATE of same bank	delay,	^t RC	54	-	55	_	55	_	54	_	55	_	55	_	55	_	ns	18, 34
	or WRITE delay		13.125	-	12.5	ı	15	ı	12	-	15	-	15	ı	15	-	ns	18	
	ACTIVATE-t		^t RAS	40	70K	40	70K	40	70K	40	70K	40	70K	40	70K	40	70K	ns	18, 34, 35
	PRECHARG	E period	^t RP	13.125	_	12.5	-	15	-	12	-	15	-	15	-	15	-	ns	18, 36
Š	PRECHAR	<1Gb	^t RPA	13.125	_	12.5	-	15	-	12	-	15	-	15	-	15	-	ns	18, 36
Address	GE ALL period	<u>></u> 1Gb	^t RPA	15	ı	15	-	17.5		15		18		18.75		20		ns	18, 36
	ACTIVATE-		^t RRD	7.5	-	7.5	-	7.5	-	7.5	_	7.5	_	7.5	-	7.5	_	ns	18, 37
Command and	to- ACTIVATE delay different bank	x16	^t RRD	10	-	10	_	10	_	10	_	10	_	10	_	10	_	ns	18, 37
ပိ	4-bank	x4, x8	^t FAW	35	_	35	-	35	-	37.5	-	37.5	-	37.5	-	37.5	-	ns	18, 38
	activate period	x16	^t FAW ^t RTP	45	I	45	-	45	1	50	-	50	-	50	1	50	1	ns	18, 38
		Internal READ-to- PRECHARGE delay		7.5	ı	7.5	1	7.5	1	7.5	-	7.5	_	7.5	1	7.5	-	ns	18, 37, 39
	CAS#-to-CA delay	\S#	^t CCD	2	-	2	-	2	_	2	_	2	_	2	_	2	-	^t CK	18
	Write recov	very	^t WR	15	_	15	-	15	_	15	_	15	_	15	_	15	-	ns	18, 37
	Write AP recovery + precharge time		^t DAL	^t WR +	-	^t WR +	-	^t WR +	_	^t WR +	-	^t WR +	-	^t WR +	_	^t WR +	-	ns	40
			^t WTR	7.5	1	7.5	-	7.5	_	7.5	_	7.5	_	7.5	_	10	-	ns	18, 37
	LOAD MOD	DE cycle	^t MRD	2	-	2	-	2	_	2	_	2	_	2	_	2	-	^t CK	18



Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 6 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported;

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported Notes: 1–5 (page 38) apply to the entire table; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characteristics			-18	37E	-25	E	-2	5	-31	E	-3 -37E			Έ	-5E			
	Paramet	ter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Мах	Min	Мах	Units	Notes
	REFRESH-	256Mb	^t RFC	75		75		75		75		75		75		75		ns	18, 41
	to-	512Mb	·	105		105		105		105		105		105		105			
	ACTIVATE or to-	1Gb	,	127.5		127.5		127.5		127.5		127.5		127.5		127.5			
	REFRESH interval	2Gb		197.5		197.5		197.5		197.5		197.5		197.5		197.5			
Refresh	Average per refresh (commercia		^t REFI	-	7.8	-	7.8	-	7.8	-	7.8	-	7.8	-	7.8	-	7.8	μs	18, 41
Ä	/ werage pe	Average periodic refresh (industrial) Average periodic tREFI _{IT}		1	3.9	_	3.9	1	3.9	1	3.9	1	3.9	-	3.9	-	3.9	μs	18, 41
	Average periodic refresh (automotive)		^t REFI _{AT}	-	3.9	_	3.9	-	3.9	-	3.9	-	3.9	-	3.9	-	3.9	μs	18, 41
	CKE LOW to		^t DELAY		$MIN limit = {}^{t}IS + {}^{t}CK + {}^{t}IH$														42
	CK# uncert				MAX limit = n/a														
1_	Exit SELF RE		^t XSNR		MIN limit = ^t RFC (MIN) + 10 MAX limit = n/a													ns	
rest	to nonREAI	J							IV	IAX IIMI	t = n/a								
Self Refresh	Exit SELF RE to READ co		^t XSRD						N	IIN limit IAX limi	t = n/a							^t CK	18
Se	Exit SELF RE timing refe		^t ISXR							MIN limi IAX limi								ps	33, 43
	Exit active power-	= 0	^t XARD	3	I	2	ı	2	ı	2	ı	2	ı	2	ı	2	-	^t CK	18
uwo.	down to READ command	MR12 = 1		10 - AL	-	8 - AL	1	8 - AL	1	7 - AL	1	7 - AL	1	6 - AL	1	6 - AL	-	^t CK	18
Power-Down	Exit precharge power-down to any nonREAD command		^t XP	3	_	2	-	2	ı	2	1	2	-	2	-	2	-	^t CK	18
	CKE MIN HI LOW time	IGH/	^t CKE							MIN = MAX =								^t CK	18, 44



Table 13: AC Operating Specifications and Conditions for -187E, -25E, -3E, -3, -37E, and -5E Speeds (Sheet 7 of 7)

Not all speed grades listed may be supported for this device; refer to the title page for speeds supported; Notes: 1–5 (page 38) apply to the entire table; $VDDQ = +1.8V \pm 0.1V$, $VDD = +1.8V \pm 0.1V$

	AC Characterist	ics	-187E -25E		-2	5	-3	E	-3		-37	7E	-5	E				
	Parameter	Symbol	Min	Мах	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
	ODT to power- down entry latency	^t ANPD	4	_	3	-	3	-	3	_	3	-	3	-	3	-	^t CK	18
	ODT power-down exit latency	^t AXPD	11	_	10	_	10	_	8	_	8	-	8	-	8	-	^t CK	18
	ODT turn-on delay	^t AOND							2								^t CK	18
	ODT turn-off delay	^t AOFD							2.5								^t CK	18, 45
	ODT turn-on	^t AON	^t AC (MIN)	^t AC (MAX) + 2,575		$\begin{array}{c cccc} MIN = {}^{t}AC \ (MIN) & MIN = {}^{t}AC \ (MIN) & MIN = {}^{t}AC \ (MIN) \\ MAX = {}^{t}AC \ (MAX) + 600 & MAX = {}^{t}AC \ (MAX) + 700 & MAX = {}^{t}AC \ (MAX) + 1,000 \\ \end{array}$						ps	19, 46					
ODT	ODT turn-off	^t AOF				$MIN = {}^{t}AC (MIN)$ $MAX = {}^{t}AC (MAX) + 600$						ps	47, 48					
0	ODT turn-on (power-down mode)	^t AONPD	^t AC (MIN) + 2,000	2 × ^t CK + ^t AC (MAX) + 1,000		$MIN = {}^{t}AC (MIN) + 2,000$ $MAX = 2 \times {}^{t}CK + {}^{t}AC (MAX) + 1,000$						ps	49					
	ODT turn-off (power-down mode)	^t AOFPD				MIN = ${}^{t}AC$ (MIN) + 2,000 MAX = 2.5 × ${}^{t}CK$ + ${}^{t}AC$ (MAX) + 1,000						ps						
	ODT enable from MRS command	^t MOD							MIN = MAX =								ns	18, 50





- 1. All voltages are referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and the operation of the device are warranted for the full voltage range specified. ODT is disabled for all measurements that are not ODT-specific.
- 3. Outputs measured with equivalent load (see Figure 17 on page 46).
- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.0V in the test environment, and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The slew rate for the input signals used to test the device is 1.0 V/ns for signals in the range between VIL(AC) and VIH(AC). Slew rates other than 1.0 V/ns may require the timing parameters to be derated as specified.
- 5. The AC and DC input level specifications are as defined in the SSTL_18 standard (that is, the receiver will effectively switch as a result of the signal crossing the AC input level and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. CK and CK# input slew rate is referenced at 1 V/ns (2 V/ns if measured differentially).
- 7. Operating frequency is only allowed to change during self refresh mode (see Figure 80 on page 117), precharge power-down mode, or system reset condition (see "Reset" on page 118). SSC allows for small deviations in operating frequency, provided the SSC guidelines are satisfied.
- 8. The clock's ^tCK (AVG) is the average clock over any 200 consecutive clocks and ^tCK (AVG) MIN is the smallest clock rate allowed (except for a deviation due to allowed clock jitter). Input clock jitter is allowed provided it does not exceed values specified. Also, the jitter must be of a random Gaussian distribution in nature.
- 9. Spread spectrum is not included in the jitter specification values. However, the input clock can accommodate spread spectrum at a sweep rate in the range 20–60 KHz with an additional one percent ^tCK (AVG); however, the spread spectrum may not use a clock rate below ^tCK (AVG) MIN or above ^tCK (AVG) MAX.
- 10. MIN (^tCL, ^tCH) refers to the smaller of the actual clock LOW time and the actual clock HIGH time driven to the device. The clock's half period must also be of a Gaussian distribution; ^tCH (AVG) and ^tCL (AVG) must be met with or without clock jitter and with or without duty cycle jitter. ^tCH (AVG) and ^tCL (AVG) are the average of any 200 consecutive CK falling edges.
- 11. ${}^{t}HP$ (MIN) is the lesser of ${}^{t}CL$ and ${}^{t}CH$ actually applied to the device CK and CK# inputs; thus, ${}^{t}HP$ (MIN) \geq the lesser of ${}^{t}CL$ (ABS) MIN and ${}^{t}CH$ (ABS) MIN.
- 12. The period jitter (^tJITPER) is the maximum deviation in the clock period from the average or nominal clock allowed in either the positive or negative direction. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less those than noted in the table (DLL locked).
- 13. The half-period jitter (^tJITDTY) applies to either the high pulse of clock or the low pulse of clock; however, the two cumulatively can not exceed ^tJITPER.
- 14. The cycle-to-cycle jitter (^tJITCC) is the amount the clock period can deviate from one cycle to the next. JEDEC specifies tighter jitter numbers during DLL locking time. During DLL lock time, the jitter values should be 20 percent less than those noted in the table (DLL locked).
- 15. The cumulative jitter error (${}^{t}ERR_{nPER}$), where n is 2, 3, 4, 5, 6–10, or 11–50 is the amount of clock time allowed to consecutively accumulate away from the average clock over any number of clock cycles.
- 16. JEDEC specifies using ^tERR_{6-10PER} when derating clock-related output timing (see notes 19 and 48). Micron requires less derating by allowing ^tERR_{5PER} to be used.



- 17. This parameter is not referenced to a specific voltage level but is specified when the device output is no longer driving (^tRPST) or beginning to drive (^tRPRE).
- 18. The inputs to the DRAM must be aligned to the associated clock, that is, the actual clock that latches it in. However, the input timing (in ns) references to the ^tCK (AVG) when determining the required number of clocks. The following input parameters are determined by taking the specified percentage times the ^tCK (AVG) rather than ^tCK: ^tIPW, ^tDIPW, ^tDQSS, ^tDQSH, ^tDQSL, ^tDSS, ^tDSH, ^tWPST, and ^tWPRE.
- 19. The DRAM output timing is aligned to the nominal or average clock. Most output parameters must be derated by the actual jitter error when input clock jitter is present; this will result in each parameter becoming larger. The following parameters are required to be derated by subtracting $^t\text{ERR}_{5\text{PER}}$ (MAX): ^tAC (MIN), $^t\text{DQSCK}$ (MIN), $^t\text{LZ}_{DQS}$ (MIN), $^t\text{LZ}_{DQ}$ (MIN), ^tAON (MIN); while the following parameters are required to be derated by subtracting $^t\text{ERR}_{5\text{PER}}$ (MIN): ^tAC (MAX), $^t\text{DQSCK}$ (MAX), ^tHZ (MAX), $^t\text{LZ}_{DQS}$ (MAX), $^t\text{LZ}_{DQ}$ (MAX), ^tAON (MAX). The parameter $^t\text{RPRE}$ (MIN) is derated by subtracting $^t\text{JITPER}$ (MAX), while $^t\text{RPRE}$ (MAX), is derated by subtracting $^t\text{JITPER}$ (MIN). The parameter $^t\text{RPST}$ (MIN) is derated by subtracting $^t\text{JITDTY}$ (MAX), while $^t\text{RPST}$ (MAX), is derated by subtracting $^t\text{JITDTY}$ (MIN). Output timings that require $^t\text{ERR}_{5\text{PER}}$ derating can be observed to have offsets relative to the clock; however, the total window will not degrade.
- 20. When DQS is used single-ended, the minimum limit is reduced by 100ps.
- 21. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (^tHZ) or begins driving (^tLZ).
- 22. ^tLZ (MIN) will prevail over a ^tDQSCK (MIN) + ^tRPRE (MAX) condition.
- 23. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 24. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 25. The intent of the "Don't Care" state after completion of the postamble is that the DQS-driven signal should either be HIGH, LOW, or High-Z, and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions HIGH (above VIH[DC] MIN), then it must not transition LOW (below VIH[DC]) prior to ^tDQSH (MIN).
- 26. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-DQ7; and UDQS with DQ8-DQ15.
- 27. The data valid window is derived by achieving other specifications: ^tHP (^tCK/2), ^tDQSQ, and ^tQH (^tQH = ^tHP ^tQHS). The data valid window derates in direct proportion to the clock duty cycle and a practical data valid window can be derived.
- 28. ^tQH = ^tHP ^tQHS; the worst case ^tQH would be the lesser of ^tCL (ABS) MAX or ^tCH (ABS) MAX times ^tCK (ABS) MIN ^tQHS. Minimizing the amount of ^tCH (AVG) offset and value of ^tJITDTY will provide a larger ^tQH, which in turn will provide a larger valid data out window.
- 29. This maximum value is derived from the referenced test load. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition.
- 30. The values listed are for the differential DQS strobe (DQS and DQS#) with a differential slew rate of 2 V/ns (1 V/ns for each signal). There are two sets of values listed: tDS_a , tDH_a and tDS_b , tDH_b . The tDS_a , tDH_a values (for reference only) are equivalent to the baseline values of tDS_b , tDH_b at VREF when the slew rate is 2 V/ns, differentially. The baseline values, tDS_b , tDH_b , are the JEDEC-defined values, referenced from the logic



trip points. tDS_b is referenced from VIH(AC) for a rising signal and VIL(AC) for a falling signal, while tDH_b is referenced from VIL(DC) for a rising signal and VIH(DC) for a falling signal. If the differential DQS slew rate is not equal to 2 V/ns, then the baseline values must be derated by adding the values from Tables 32 and 33 on pages 58–59. If the DQS differential strobe feature is not enabled, then the DQS strobe is single-ended and the baseline values must be derated using Table 34 on page 60. Single-ended DQS data timing is referenced at DQS crossing VREF. The correct timing values for a single-ended DQS strobe are listed in Tables 35–37 on pages 60–61; listed values are already derated for slew rate variations and converted from baseline values to VREF values.

- 31. VIL/VIH DDR2 overshoot/undershoot. See "AC Overshoot/Undershoot Specification" on page 52.
- 32. For each input signal—not the group collectively.
- 33. There are two sets of values listed for command/address: ${}^t\mathrm{IS}_a$, ${}^t\mathrm{IH}_a$ and ${}^t\mathrm{IS}_b$, ${}^t\mathrm{IH}_b$. The ${}^t\mathrm{IS}_a$, ${}^t\mathrm{IH}_a$ values (for reference only) are equivalent to the baseline values of ${}^t\mathrm{IS}_b$, ${}^t\mathrm{IH}_b$ at VREF when the slew rate is 1 V/ns. The baseline values, ${}^t\mathrm{IS}_b$, ${}^t\mathrm{IH}_b$, are the JEDEC-defined values, referenced from the logic trip points. ${}^t\mathrm{IS}_b$ is referenced from VIH(AC) for a rising signal and VIL(AC) for a falling signal, while ${}^t\mathrm{IH}_b$ is referenced from VIL(DC) for a rising signal and VIH(DC) for a falling signal. If the command/address slew rate is not equal to 1 V/ns, then the baseline values must be derated by adding the values from Tables 30 and 31 on page 55.
- 34. This is applicable to READ cycles only. WRITE cycles generally require additional time due to ${}^{\rm t}$ WR during auto precharge.
- 35. READs and WRITEs with auto precharge *are* allowed to be issued before ^tRAS (MIN) is satisfied because ^tRAS lockout feature is supported in DDR2 SDRAM.
- 36. When a single-bank PRECHARGE command is issued, ^tRP timing applies. ^tRPA timing applies when the PRECHARGE (ALL) command is issued, regardless of the number of banks open. For 8-bank devices (≥1Gb), ^tRPA (MIN) = ^tRP (MIN) + ^tCK (AVG) (Table 13 on page 31 lists ^tRP [MIN] + ^tCK [AVG] MIN).
- 37. This parameter has a two clock minimum requirement at any ^tCK.
- 38. The ^tFAW (MIN) parameter applies to all 8-bank DDR2 devices. No more than four bank-ACTIVATE commands may be issued in a given ^tFAW (MIN) period. ^tRRD (MIN) restriction still applies.
- 39. The minimum internal READ-to-PRECHARGE time. This is the time from which the last 4-bit prefetch begins to when the PRECHARGE command can be issued. A 4-bit prefetch is when the READ command internally latches the READ so that data will output CL later. This parameter is only applicable when ${}^{t}RTP/(2 \times {}^{t}CK) > 1$, such as frequencies faster than 533 MHz when ${}^{t}RTP = 7.5$ ns. If ${}^{t}RTP/(2 \times {}^{t}CK) \le 1$, then equation AL + BL/2 applies. ${}^{t}RAS$ (MIN) has to be satisfied as well. The DDR2 SDRAM will automatically delay the internal PRECHARGE command until ${}^{t}RAS$ (MIN) has been satisfied.
- 40. ^tDAL = (*n*WR) + (^tRP/^tCK). Each of these terms, if not already an integer, should be rounded up to the next integer. ^tCK refers to the application clock period; *n*WR refers to the ^tWR parameter stored in the MR9–MR11 For example, -37E at ^tCK = 3.75ns with ^tWR programmed to four clocks would have ^tDAL = 4 + (15ns/3.75ns) clocks = 4 + (4) clocks = 8 clocks.
- 41. The refresh period is 64ms (commercial) or 32ms (industrial and automotive). This equates to an average refresh rate of 7.8125µs (commercial) or 3.9607µs (industrial and automotive). To ensure all rows of all banks are properly refreshed, 8,192 REFRESH commands must be issued every 64ms (commercial) or 32ms (industrial and automotive). The JEDEC ^tRFC MAX of 70,000ns is not required as bursting of AUTO REFRESH commands is allowed.



- 42. ^tDELAY is calculated from ^tIS + ^tCK + ^tIH so that CKE registration LOW is guaranteed prior to CK, CK# being removed in a system RESET condition (see "Reset" on page 118).
- 43. ^tISXR is equal to ^tIS and is used for CKE setup time during self refresh exit, as shown in Figure 70 on page 109.
- 44. ^tCKE (MIN) of three clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the three clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ^tIS + 2 × ^tCK + ^tIH.
- 45. The half-clock of ^tAOFD's 2.5 ^tCK assumes a 50/50 clock duty cycle. This half-clock value must be derated by the amount of half-clock duty cycle error. For example, if the clock duty cycle was 47/53, ^tAOFD would actually be 2.5 0.03, or 2.47, for ^tAOF (MIN) and 2.5 + 0.03, or 2.53, for ^tAOF (MAX).
- 46. ODT turn-on time ^tAON (MIN) is when the device leaves High-Z and ODT resistance begins to turn on. ODT turn-on time ^tAON (MAX) is when the ODT resistance is fully on. Both are measured from ^tAOND.
- 47. ODT turn-off time ^tAOF (MIN) is when the device starts to turn off ODT resistance. ODT turn off time ^tAOF (MAX) is when the bus is in High-Z. Both are measured from ^tAOFD.
- 48. Half-clock output parameters must be derated by the actual ^tERR_{5PER} and ^tJITDTY when input clock jitter is present; this will result in each parameter becoming larger. The parameter ^tAOF (MIN) is required to be derated by subtracting both ^tERR_{5PER} (MAX) and ^tJITDTY (MAX). The parameter ^tAOF (MAX) is required to be derated by subtracting both ^tERR_{5PER} (MIN) and ^tJITDTY (MIN).
- 49. The -187E maximum limit is $2 \times {}^{t}CK + {}^{t}AC$ (MAX) + 1,000 but it will likely be $3 \times {}^{t}CK + {}^{t}AC$ (MAX) + 1,000 in the future.
- 50. Should use 8 ^tCK for backward compatibility.

AC and DC Operating Conditions

Table 14: Recommended DC Operating Conditions (SSTL_18)

All voltages referenced to Vss

Parameter	Symbol	Min	Nom	Max	Units	Notes
Supply voltage	VDD	1.7	1.8	1.9	V	1, 2
VDDL supply voltage	VDDL	1.7	1.8	1.9	V	2, 3
I/O supply voltage	VddQ	1.7	1.8	1.9	V	2, 3
I/O reference voltage	VREF(DC)	0.49 × VDDQ	$0.50 \times VDDQ$	0.51 × VDDQ	V	4
I/O termination voltage (system)	VTT	VREF(DC) - 40	VREF(DC)	VREF(DC) + 40	mV	5

- 1. VDD and VDDQ must track each other. VDDQ must be \leq VDD.
- 2. VssQ = VssL = Vss.
- 3. VDDQ tracks with VDD; VDDL tracks with VDD.
- 4. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (noncommon mode) on VREF may not exceed ±1 percent of the DC value. Peak-to-peak AC noise on VREF may not exceed ±2 percent of VREF(DC). This measurement is to be taken at the nearest VREF bypass capacitor.
- 5. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.



ODT DC Electrical Characteristics

Table 15: ODT DC Electrical Characteristics

All voltages are referenced to Vss

Parameter	Symbol	Min	Nom	Max	Units	Notes
RTT effective impedance value for 75Ω setting EMR (A6, A2) = 0, 1	RTT1(EFF)	60	75	90	Ω	1, 2
RTT effective impedance value for 150Ω setting EMR (A6, A2) = 1, 0	RTT2(EFF)	120	150	180	Ω	1, 2
RTT effective impedance value for 50Ω setting EMR (A6, A2) = 1, 1	RTT3(EFF)	40	50	60	Ω	1, 2
Deviation of VM with respect to VDDQ/2	ΔVM	-6		6	%	3

Notes: 1. RTT1(EFF) and RTT2(EFF) are determined by separately applying VIH(AC) and VIL(AC) to the ball being tested, and then measuring current, I(VIH(AC)), and I(VIL(AC)), respectively.

(EQ 1)

$$RTT(EFF) = \frac{VIH(AC) - VIL(AC)}{I(VIH(AC)) - I(VIL(AC))}$$

- 2. Minimum IT and AT device values are derated by six percent when the devices operate between –40°C and 0°C (T_c).
- 3. Measure voltage (VM) at tested ball with no load.

(EQ 2)

$$\Delta VM = \left(\frac{2 \times VM}{VDDO} - 1\right) \times 100$$

Input Electrical Characteristics and Operating Conditions

Table 16: Input DC Logic Levels

All voltages are referenced to Vss

Parameter	Symbol	Min	Мах	Units
Input high (logic 1) voltage	Vih(dc)	VREF(DC) + 125	V _{DD} Q ¹	mV
Input low (logic 0) voltage	VIL(DC)	-300	VREF(DC) - 125	mV

Notes: 1. VDDQ + 300mV allowed provided 1.9V is not exceeded.


Table 17: Input AC Logic Levels

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Units
Input high (logic 1) voltage (-37E/-5E)	VIH(AC)	VREF(DC) + 250	V _{DD} Q ¹	mV
Input high (logic 1) voltage (-187E/-25E/-25/-3E/-3)	VIH(AC)	VREF(DC) + 200	V _{DD} Q ¹	mV
Input low (logic 0) voltage (-37E/-5E)	VIL(AC)	-300	VREF(DC) - 250	mV
Input low (logic 0) voltage (-187E/-25E/-25/-3E/-3)	VIL(AC)	-300	VREF(DC) - 200	mV

Notes: 1. VDDQ + 300mV allowed provided 1.9V is not exceeded.

Figure 14: Single-Ended Input Signal Levels



Notes: 1. Numbers in diagram reflect nominal DDR2-400/DDR2-533 values.


Differential Input Logic Levels Table 18:

All voltages referenced to Vss

Parameter	Symbol	Min	Max	Units	Notes
DC input signal voltage	Vin(dc)	-300	VddQ	mV	1, 6
DC differential input voltage	VID(DC)	250	VddQ	mV	2, 6
AC differential input voltage	VID(AC)	500	VddQ	mV	3, 6
AC differential cross-point voltage	VIX(AC)	0.50 × VDDQ - 175	0.50 × VDDQ + 175	mV	4
Input midpoint voltage	VMP(DC)	850	950	mV	5

- 1. VIN(DC) specifies the allowable DC execution of each input of differential pair such as CK, CK#, DQS, DQS#, LDQS, LDQS#, UDQS, UDQS#, and RDQS, RDQS#.
- 2. VID(DC) specifies the input differential voltage |VTR VCP| required for switching, where VTR is the true input (such as CK, DQS, LDQS, UDQS) level and VCP is the complementary input (such as CK#, DQS#, LDQS#, UDQS#) level. The minimum value is equal to VIH(DC) - VIL(DC). Differential input signal levels are shown in Figure 15.
- 3. VID(AC) specifies the input differential voltage |VTR VCP| required for switching, where VTR is the true input (such as CK, DQS, LDQS, UDQS, RDQS) level and VCP is the complementary input (such as CK#, DQS#, LDQS#, UDQS#, RDQS#) level. The minimum value is equal to VIH(AC) - VIL(AC), as shown in Table 17 on page 42.
- 4. The typical value of VIX(AC) is expected to be about 0.5 × VDDQ of the transmitting device and VIX(AC) is expected to track variations in VDDQ. VIX(AC) indicates the voltage at which differential input signals must cross, as shown in Figure 15.
- 5. VMP(DC) specifies the input differential common mode voltage (VTR + VCP)/2 where VTR is the true input (CK, DQS) level and VCP is the complementary input (CK#, DQS#). VMP(DC) is expected to be approximately 0.5 × VDDQ.
- 6. VDDQ + 300mV allowed provided 1.9V is not exceeded.

Differential Input Signal Levels



- Notes: 1. TR and CP may not be more positive than VDDQ + 0.3V or more negative than Vss 0.3V.
 - 2. TR represents the CK, DQS, RDQS, LDQS, and UDQS signals; CP represents CK#, DQS#, RDQS#, LDQS#, and UDQS# signals.
 - 3. This provides a minimum of 850mV to a maximum of 950mV and is expected to be VDDQ/2.
 - 4. TR and CP must cross in this region.
 - 5. TR and CP must meet at least VID(DC) MIN when static and is centered around VMP(DC).
 - 6. TR and CP must have a minimum 500mV peak-to-peak swing.
 - 7. Numbers in diagram reflect nominal values (VDDQ = 1.8V).



Output Electrical Characteristics and Operating Conditions

Table 19: Differential AC Output Parameters

Parameter	Symbol	Min	Max	Units	Notes
AC differential cross-point voltage	Vox(ac)	0.50 × VDDQ - 125	0.50 × VDDQ + 125	mV	1
AC differential voltage swing	Vswing	1.0		mV	

Notes:

1. The typical value of VOX(AC) is expected to be about 0.5 × VDDQ of the transmitting device and VOX(AC) is expected to track variations in VDDQ. VOX(AC) indicates the voltage at which differential output signals must cross.

Figure 16: Differential Output Signal Levels




Table 20: Output DC Current Drive

Parameter	Symbol	Value	Units	Notes
Output MIN source DC current	Іон	-13.4	mA	1, 2, 4
Output MIN sink DC current	lol	13.4	mA	2, 3, 4

- 1. For IOH(DC); VDDQ = 1.7V, VOUT = 1,420mV. (VOUT VDDQ)/IOH must be less than 21Ω for values of VOUT between VDDQ and VDDQ 280mV.
- 2. For IOL(DC); VDDQ = 1.7V, VOUT = 280mV. VOUT/IOL must be less than 21 Ω for values of VOUT between 0V and 280mV.
- 3. The DC value of VREF applied to the receiving device is set to VTT.
- 4. The values of IOH(DC) and IOL(DC) are based on the conditions given in Notes 1 and 2. They are used to test device drive current capability to ensure VIH (MIN) plus a noise margin and VIL (MAX) minus a noise margin are delivered to an SSTL_18 receiver. The actual current values are derived by shifting the desired driver operating point (see output IV curves) along a 21Ω load line to define a convenient driver current for measurement.

Table 21: Output Characteristics

Parameter	Min	Nom	Max	Units	Notes
Output impedance	See "Outp	See "Output Driver Characteristics" on page 47			1, 2
Pull-up and pull-down mismatch	0		4	Ω	1, 2, 3
Output slew rate	1.5		5	V/ns	1, 4, 5, 6

- 1. Absolute specifications: $0^{\circ}C \le T_C \le +85^{\circ}C$; VDDQ = $+1.8V \pm 0.1V$, VDD = $+1.8V \pm 0.1V$.
- 2. Impedance measurement conditions for output source DC current: VDDQ = 1.7V; VOUT = 1,420mV; (VOUT VDDQ)/IOH must be less than 23.4 Ω for values of VOUT between VDDQ and VDDQ 280mV. The impedance measurement condition for output sink DC current: VDDQ = 1.7V; VOUT = 280mV; VOUT/IOL must be less than 23.4 Ω for values of VOUT between 0V and 280mV.
- 3. Mismatch is an absolute value between pull-up and pull-down; both are measured at the same temperature and voltage.
- 4. Output slew rate for falling and rising edges is measured between VTT 250mV and VTT + 250mV for single-ended signals. For differential signals (DQS, DQS#), output slew rate is measured between DQS DQS# = -500mV and DQS# DQS = +500mV. Output slew rate is guaranteed by design but is not necessarily tested on each device.
- 5. The absolute value of the slew rate as measured from VIL(DC) MAX to VIH(DC) MIN is equal to or greater than the slew rate as measured from VIL(AC) MAX to VIH(AC) MIN. This is guaranteed by design and characterization.
- 6. IT and AT devices require an additional 0.4 V/ns in the MAX limit when T_C is between -40° C and 0° C.

Figure 17: Output Slew Rate Load

$$VTT = VDDQ/2$$

$$\begin{array}{c} 25\Omega \\ \text{Output} \\ \text{(Vout)} \end{array}$$
Reference point



Output Driver Characteristics

Figure 18: Full Strength Pull-Down Characteristics




Table 22: Full Strength Pull-Down Current (mA)

Voltage (V)	Min	Nom	Max
0.0	0.00	0.00	0.00
0.1	4.30	5.63	7.95
0.2	8.60	11.30	15.90
0.3	12.90	16.52	23.85
0.4	16.90	22.19	31.80
0.5	20.40	27.59	39.75
0.6	23.28	32.39	47.70
0.7	25.44	36.45	55.55
0.8	26.79	40.38	62.95
0.9	27.67	44.01	69.55
1.0	28.38	47.01	75.35
1.1	28.96	49.63	80.35
1.2	29.46	51.71	84.55
1.3	29.90	53.32	87.95
1.4	30.29	54.9	90.70
1.5	30.65	56.03	93.00
1.6	30.98	57.07	95.05
1.7	31.31	58.16	97.05
1.8	31.64	59.27	99.05
1.9	31.96	60.35	101.05



Figure 19: Full Strength Pull-Up Characteristics




Table 23: Full Strength Pull-Up Current (mA)

Voltage (V)	Min	Nom	Max
0.0	0.00	0.00	0.00
0.1	-4.30	-5.63	-7.95
0.2	-8.60	-11.30	-15.90
0.3	-12.90	-16.52	-23.85
0.4	-16.90	-22.19	-31.80
0.5	-20.40	-27.59	-39.75
0.6	-23.28	-32.39	-47.70
0.7	-25.44	-36.45	-55.55
0.8	-26.79	-40.38	-62.95
0.9	-27.67	-44.01	-69.55
1.0	-28.38	-47.01	-75.35
1.1	-28.96	-49.63	-80.35
1.2	-29.46	-51.71	-84.55
1.3	-29.90	-53.32	-87.95
1.4	-30.29	-54.90	-90.70
1.5	-30.65	-56.03	-93.00
1.6	-30.98	-57.07	-95.05
1.7	-31.31	-58.16	-97.05
1.8	-31.64	-59.27	-99.05
1.9	-31.96	-60.35	-101.05



Figure 20: Reduced Strength Pull-Down Characteristics




Table 24: Reduced Strength Pull-Down Current (mA)

Voltage (V)	Min	Nom	Max
0.0	0.00	0.00	0.00
0.1	1.72	2.98	4.77
0.2	3.44	5.99	9.54
0.3	5.16	8.75	14.31
0.4	6.76	11.76	19.08
0.5	8.16	14.62	23.85
0.6	9.31	17.17	28.62
0.7	10.18	19.32	33.33
0.8	10.72	21.40	37.77
0.9	11.07	23.32	41.73
1.0	11.35	24.92	45.21
1.1	11.58	26.30	48.21
1.2	11.78	27.41	50.73
1.3	11.96	28.26	52.77
1.4	12.12	29.10	54.42
1.5	12.26	29.70	55.80
1.6	12.39	30.25	57.03
1.7	12.52	30.82	58.23
1.8	12.66	31.41	59.43
1.9	12.78	31.98	60.63



Figure 21: Reduced Strength Pull-Up Characteristics




Table 25: Reduced Strength Pull-Up Current (mA)

Voltage (V)	Min	Nom	Max
0.0	0.00	0.00	0.00
0.1	-1.72	-2.98	-4.77
0.2	-3.44	-5.99	-9.54
0.3	-5.16	-8.75	-14.31
0.4	-6.76	-11.76	-19.08
0.5	-8.16	-14.62	-23.85
0.6	-9.31	-17.17	-28.62
0.7	-10.18	-19.32	-33.33
0.8	-10.72	-21.40	-37.77
0.9	-11.07	-23.32	-41.73
1.0	-11.35	-24.92	-45.21
1.1	-11.58	-26.30	-48.21
1.2	-11.78	-27.41	-50.73
1.3	-11.96	-28.26	-52.77
1.4	-12.12	-29.10	-54.42
1.5	-12.26	-29.69	-55.8
1.6	-12.39	-30.25	-57.03
1.7	-12.52	-30.82	-58.23
1.8	-12.66	-31.42	-59.43
1.9	-12.78	-31.98	-60.63




Power and Ground Clamp Characteristics

Power and ground clamps are provided on the following input-only balls: Address balls, bank address balls, CS#, RAS#, CAS#, WE#, ODT, and CKE.

Table 26: Input Clamp Characteristics

Voltage Across Clamp (V)	Minimum Power Clamp Current (mA)	Minimum Ground Clamp Current (mA)
0.0	0.0	0.0
0.1	0.0	0.0
0.2	0.0	0.0
0.3	0.0	0.0
0.4	0.0	0.0
0.5	0.0	0.0
0.6	0.0	0.0
0.7	0.0	0.0
0.8	0.1	0.1
0.9	1.0	1.0
1.0	2.5	2.5
1.1	4.7	4.7
1.2	6.8	6.8
1.3	9.1	9.1
1.4	11.0	11.0
1.5	13.5	13.5
1.6	16.0	16.0
1.7	18.2	18.2
1.8	21.0	21.0

Figure 22: Input Clamp Characteristics





AC Overshoot/Undershoot Specification

Some revisions will support the 0.9V maximum average amplitude instead of the 0.5V maximum average amplitude shown in Tables 27 and 28.

Table 27: Address and Control Balls

Applies to address balls, bank address balls, CS#, RAS#, CAS#, WE#, CKE, ODT

		9	pecification	n	
Parameter	-187E	-25/-25E	-3/-3E	-37E	-5E
Maximum peak amplitude allowed for overshoot area (see Figure 23)	0.50V	0.50V	0.50V	0.50V	0.50V
Maximum peak amplitude allowed for undershoot area (see Figure 24)	0.50V	0.50V	0.50V	0.50V	0.50V
Maximum overshoot area above VDD (see Figure 23)	0.5 Vns	0.66 Vns	0.80 Vns	1.00 Vns	1.33 Vns
Maximum undershoot area below Vss (see Figure 24)	0.5 Vns	0.66 Vns	0.80 Vns	1.00 Vns	1.33 Vns

Table 28: Clock, Data, Strobe, and Mask Balls

Applies to DQ, DQS, DQS#, RDQS, RDQS#, UDQS, UDQS#, LDQS, LDQS#, DM, UDM, LDM

		9	pecification	n	
Parameter	-187E	-25/-25E	-3/-3E	-37E	-5E
Maximum peak amplitude allowed for overshoot area (see Figure 23)	0.50V	0.50V	0.50V	0.50V	0.50V
Maximum peak amplitude allowed for undershoot area (see Figure 24)	0.50V	0.50V	0.50V	0.50V	0.50V
Maximum overshoot area above VDDQ (see Figure 23)	0.19 Vns	0.23 Vns	0.23 Vns	0.28 Vns	0.38 Vns
Maximum undershoot area below VssQ (see Figure 24)	0.19 Vns	0.23 Vns	0.23 Vns	0.28 Vns	0.38 Vns

Figure 23: Overshoot





Figure 24: Undershoot





AC Input Test Conditions Table 29:

Parameter	Symbol	Min	Max	Units	Notes
Input setup timing measurement reference level address balls, bank address balls, CS#, RAS#, CAS#, WE#, ODT, DM, UDM, LDM, and CKE	VRS	See N	ote 2		1, 2, 3, 4
Input hold timing measurement reference level address balls, bank address balls, CS#, RAS#, CAS#, WE#, ODT, DM, UDM, LDM, and CKE	VRH	See N	ote 5		1, 3, 4, 5
Input timing measurement reference level (single-ended) DQS for x4, x8; UDQS, LDQS for x16	VREF(DC)	VDDQ × 0.49	VDDQ × 0.51	V	1, 3, 4, 6
Input timing measurement reference level (differential) CK, CK# for x4, x8, x16; DQS, DQS# for x4, x8; RDQS, RDQS# for x8; UDQS, UDQS#, LDQS, LDQS# for x16	VRD	Vıx(AC)	V	1, 3, 7, 8, 9

- Notes: 1. All voltages referenced to Vss.
 - 2. Input waveform setup timing (^tIS_b) is referenced from the input signal crossing at the VIH(AC) level for a rising signal and VIL(AC) for a falling signal applied to the device under test, as shown in Figure 33 on page 64.
 - 3. See "Input Slew Rate Derating" on page 54.
 - 4. The slew rate for single-ended inputs is measured from DC level to AC level, VIL(DC) to VIH(AC) on the rising edge and VIL(AC) to VIH(DC) on the falling edge. For signals referenced to VREF, the valid intersection is where the "tangent" line intersects VREF, as shown in Figures 26, 28, 30, and 32.
 - 5. Input waveform hold (^tIH_b) timing is referenced from the input signal crossing at the VIL(DC) level for a rising signal and VIH(DC) for a falling signal applied to the device under test, as shown in Figure 33 on page 64.
 - 6. Input waveform setup timing (^tDS) and hold timing (^tDH) for single-ended data strobe is referenced from the crossing of DQS, UDQS, or LDQS through the VREF level applied to the device under test, as shown in Figure 35 on page 65.
 - 7. Input waveform setup timing (^tDS) and hold timing (^tDH) when differential data strobe is enabled is referenced from the cross-point of DQS/DQS#, UDQS/UDQS#, or LDQS/LDQS#, as shown in Figure 34 on page 64.
 - 8. Input waveform timing is referenced to the crossing point level (Vix) of two input signals (VTR and VCP) applied to the device under test, where VTR is the true input signal and VCP is the complementary input signal, as shown in Figure 36 on page 65.
 - 9. The slew rate for differentially ended inputs is measured from twice the DC level to twice the AC level: 2 × VIL(DC) to 2 × VIH(AC) on the rising edge and 2 × VIL(AC) to 2 × VIH(DC) on the falling edge. For example, the CK/CK# would be -250mV to +500mV for CK rising edge and would be +250mV to -500mV for CK falling edge.



Input Slew Rate Derating

For all input signals, the total ${}^t IS$ (setup time) and ${}^t IH$ (hold time) required is calculated by adding the data sheet ${}^t IS$ (base) and ${}^t IH$ (base) value to the $\Delta^t IS$ and $\Delta^t IH$ derating value, respectively. Example: ${}^t IS$ (total setup time) = ${}^t IS$ (base) + $\Delta^t IS$.

^tIS, the nominal slew rate for a rising signal, is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. Setup nominal slew rate (^tIS) for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX.

If the actual signal is always earlier than the nominal slew rate line between shaded "VREF(DC) to AC region," use the nominal slew rate for the derating value (Figure 25 on page 56).

If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC) to AC region," the slew rate of a tangent line to the actual signal from the AC level to DC level is used for the derating value (see Figure 26 on page 56).

^tIH, the nominal slew rate for a rising signal, is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). ^tIH, nominal slew rate for a falling signal, is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC).

If the actual signal is always later than the nominal slew rate line between shaded "DC to VREF(DC) region," use the nominal slew rate for the derating value (Figure 27 on page 57).

If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region," the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (Figure 28 on page 57).

Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached Vih[AC]/Vil[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach Vih(AC)/Vil(AC).

For slew rates in between the values listed in Tables 30 and 31 on page 55, the derating values may obtained by linear interpolation.



Table 30: DDR2-400/533 Setup and Hold Time Derating Values (tlS and tlH)

		СК	, CK# Differe	ntial Slew Ra	te		
Command/ Address Slew	2.0	V/ns	1.5	V/ns	1.0	V/ns	
Rate (V/ns)	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	Units
4.0	+187	+94	+217	+124	+247	+154	ps
3.5	+179	+89	+209	+119	+239	+149	ps
3.0	+167	+83	+197	+113	+227	+143	ps
2.5	+150	+75	+180	+105	+210	+135	ps
2.0	+125	+45	+155	+75	+185	+105	ps
1.5	+83	+21	+113	+51	+143	+81	ps
1.0	0	0	+30	+30	+60	+60	ps
0.9	-11	-14	+19	+16	+49	+46	ps
0.8	-25	-31	+5	-1	+35	+29	ps
0.7	-43	-54	-13	-24	+17	+6	ps
0.6	-67	-83	-37	-53	– 7	-23	ps
0.5	-110	-125	-80	-95	-50	-65	ps
0.4	-175	-188	-145	-158	-115	-128	ps
0.3	-285	-292	-255	-262	-225	-232	ps
0.25	-350	-375	-320	-345	-290	-315	ps
0.2	-525	-500	-495	-470	-465	-440	ps
0.15	-800 -708		−770	-678	-740	-648	ps
0.1	-1,450	-1,125	-1,420	-1,095	-1,390	-1,065	ps

Table 31: DDR2-667/800/1066 Setup and Hold Time Derating Values (till and till)

		СК	, CK# Differe	ntial Slew Ra	te		
Command/ Address Slew	2.0	V/ns	1.5	V/ns	1.0	V/ns	
Rate (V/ns)	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	∆ ^t IS	∆ ^t IH	Units
4.0	+150	+94	+180	+124	+210	+154	ps
3.5	+143	+89	+173	+119	+203	+149	ps
3.0	+133	+83	+163	+113	+193	+143	ps
2.5	+120	+75	+150	+105	+180	+135	ps
2.0	+100	+45	+160	+75	+160	+105	ps
1.5	+67	+21	+97	+51	+127	+81	ps
1.0	0	0	+30	+30	+60	+60	ps
0.9	- 5	-14	+25	+16	+55	+46	ps
0.8	-13	-31	+17	-1	+47	+29	ps
0.7	-22	-54	+8	-24	+38	+6	ps
0.6	-34	-83	-4	-53	+36	-23	ps
0.5	-60	-125	-30	-95	0	-65	ps
0.4	-100	-188	-70	-158	-40	-128	ps
0.3	-168	-292	-138	-262	-108	-232	ps
0.25	-200	-375	-170	-345	-140	-315	ps
0.2	-325	-500	-295	-470	-265	-440	ps
0.15	-525 -500 -517 -708		-487	-678	-457	-648	ps
0.1	-1,000	-1,125	-970	-1,095	-940	-1,065	ps



Figure 25: Nominal Slew Rate for ^tIS




Figure 26: Tangent Line for ^tIS






Figure 27: Nominal Slew Rate for ^tIH




Figure 28: Tangent Line for ^tIH






Table 32: DDR2-400/DDR2-533 ^tDS, ^tDH Derating Values with Differential Strobe All units are shown in picoseconds

							DQS,	DQS#	Diffe	rentia	l Slew	Rate						
DQ Slew	4.0	V/ns	3.0	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns
Rate (V/ns)	$^{t}_{DS}^{\Delta}$	$^{ extstyle au}_{ extstyle extstyle extstyle extstyle au}$	$^{t}_{DS}^{\Delta}$	$^{t}_{DH}^{\Delta}$	$^{t}_{DS}^{\Delta}$	$^{t}_{DH}^{\Delta}$	t _{DS}	^t DH	$^{ extstyle au}_{ extstyle extstyle extstyle extstyle au}$	[∆] tDH	$^{t}_{DS}^{\Delta}$	^t DH	$^{t}_{DS}^{\Delta}$	$^{t}_{DH}^{\Delta}$	$^{t}_{DS}^{\Delta}$	$^{\text{t}}_{ extsf{DH}}^{\Delta}$	$^{ extstyle au}_{ extstyle extstyle extstyle extstyle au}$	$^{\mathtt{t}}_{\mathbf{DH}}^{\Delta}$
2.0	125	45	125	45	125	45	-	-	-	_	_	_	_	-	-	-	-	_
1.5	83	21	83	21	83	21	95	33	-	-	-	-	-	-	-	_	-	_
1.0	0	0	0	0	0	0	12	12	24	24	_	-	-	-	_	_	_	-
0.9	_	-	-11	-14	-11	-14	1	-2	13	10	25	22	-	-	-	_	-	_
0.8	_	-	-	-	-25	-31	-13	-19	-1	-7	11	5	23	17	-	_	-	_
0.7	_	-	-	-	-	-	-31	-42	-19	-30	-7	-18	5	-6	17	6	_	-
0.6	_	-	-	-	_	-	-	_	-43	-59	-31	-47	-19	-35	-7	-23	5	-11
0.5	_	-	-	-	_	-	-	_	-	_	-74	-89	-62	-77	-50	-65	-38	-53
0.4	_	-	-	_	_	_	-	_	-	_	_	-	-127	-140	-115	-128	-103	-116

- 1. For all input signals, the total ^tDS and ^tDH required is calculated by adding the data sheet value to the derating value listed in Table 32.
- 2. ^tDS nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. ^tDS nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC) to AC region," use the nominal slew rate for the derating value (see Figure 29 on page 62). If the actual signal is later than the nominal slew rate line anywhere between the shaded "VREF(DC) to AC region," the slew rate of a tangent line to the actual signal from the AC level to DC level is used for the derating value (see Figure 30 on page 62).
- 3. ^tDH nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). ^tDH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF (DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC level to VREF(DC) region," use the nominal slew rate for the derating value (see Figure 31 on page 63). If the actual signal is earlier than the nominal slew rate line anywhere between shaded "DC to VREF(DC) region," the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (see Figure 32 on page 63).
- 4. Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH[AC]/VIL[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).
- 5. For slew rates between the values listed in this table, the derating values may be obtained by linear interpolation.
- 6. These values are typically not subject to production test. They are verified by design and characterization.
- 7. Single-ended DQS requires special derating. The values in Table 34 on page 60 are the DQS single-ended slew rate derating with DQS referenced at VREF and DQ referenced at the logic levels ^tDS_b and ^tDH_b. Converting the derated base values from DQs referenced to the AC/DC trip points to DQs referenced to VREF is listed in Table 36 on page 61 and Table 37 on page 61. Table 36 on page 61 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-533. Table 37 on page 61 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-400.



Table 33: DDR2-667/DDR2-800/DDR2-1066 ^tDS, ^tDH Derating Values with Differential Strobe All units are shown in picoseconds

							DQS,	DQS#	Diffe	rentia	l Slew	Rate						
DQ Slew	2.8	V/ns	2.4	V/ns	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4 V/ns		1.2 V/ns		1.0 V/ns		0.8 V/ns	
Rate (V/ns)	t [∆] DS	[∆] tDH	t [∆] DS	$^{\Delta}_{ extsf{DH}}$	t _{DS}	t [∆] DH	t _{DS}	t [∆] DH	t _{DS}	t [∆] DH	t _{DS}	$^{\Delta}_{ extsf{DH}}$	t _{DS}	$^{\text{t}}_{\text{DH}}^{\Delta}$	$^{\Delta}_{ extsf{DS}}$	$^{\Delta}_{ extsf{tDH}}$	t _{DS}	$^{\Delta}_{ extsf{DH}}$
2.0	100	63	100	63	100	63	112	75	124	87	136	99	148	111	160	123	172	135
1.5	67	42	67	42	67	42	79	54	91	66	103	78	115	90	127	102	139	114
1.0	0	0	0	0	0	0	12	12	24	24	36	36	48	48	60	60	72	72
0.9	-5	-14	-5	-14	-5	-14	7	-2	19	10	31	22	43	34	55	46	67	58
0.8	-13	-31	-13	-31	-13	-31	-1	-19	11	-7	23	5	35	17	47	29	59	41
0.7	-22	-54	-22	-54	-22	-54	-10	-42	2	-30	14	-18	26	-6	38	6	50	18
0.6	-34	-83	-34	-83	-34	-83	-22	-71	-10	-59	2	-47	14	-35	26	-23	38	-11
0.5	-60	-125	-60	-125	-60	-125	-48	-113	-36	-101	-24	-89	-12	-77	0	-65	12	-53
0.4	-100	-188	-100	-188	-100	-188	-88	-176	-76	-164	-64	-152	-52	-140	-40	-128	-28	-116

- 1. For all input signals the total ^tDS and ^tDH required is calculated by adding the data sheet value to the derating value listed in Table 33.
- 2. [†]DS nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIH(AC) MIN. [†]DS nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) MAX. If the actual signal is always earlier than the nominal slew rate line between the shaded "VREF(DC) to AC region," use the nominal slew rate for the derating value (see Figure 29 on page 62). If the actual signal is later than the nominal slew rate line anywhere between shaded "VREF(DC) to AC region," the slew rate of a tangent line to the actual signal from the AC level to DC level is used for the derating value (see Figure 30 on page 62).
- 3. ^tDH nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC) MAX and the first crossing of VREF(DC). ^tDH nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC) MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between the shaded "DC level to VREF(DC) region," use the nominal slew rate for the derating value (see Figure 31 on page 63). If the actual signal is earlier than the nominal slew rate line anywhere between the shaded "DC to VREF(DC) region," the slew rate of a tangent line to the actual signal from the DC level to VREF(DC) level is used for the derating value (see Figure 32 on page 63).
- 4. Although the total setup time might be negative for slow slew rates (a valid input signal will not have reached VIH[AC]/VIL[AC] at the time of the rising clock transition), a valid input signal is still required to complete the transition and reach VIH(AC)/VIL(AC).
- 5. For slew rates between the values listed in this table, the derating values may be obtained by linear interpolation.
- 6. These values are typically not subject to production test. They are verified by design and characterization.
- 7. Single-ended DQS requires special derating. The values in Table 34 on page 60 are the DQS single-ended slew rate derating with DQS referenced at VREF and DQ referenced at the logic levels ^tDS_b and ^tDH_b. Converting the derated base values from DQs referenced to the AC/DC trip points to DQs referenced to VREF is listed in Table 35 on page 60. Table 35 on page 60 provides the VREF-based fully derated values for the DQ (^tDS_a and ^tDH_a) for DDR2-667. It is not advised to operate DDR2-800 and DDR2-1066 devices with single-ended DQS; however Table 34 on page 60 would be used with the base values.



Table 34: Single-Ended DQS Slew Rate Derating Values Using ^tDS_b and ^tDH_b

Reference points indicated in bold; Derating values are to be used with base ^tDS_b- and ^tDH_b-specified values

						DQS 9	Single	-Ende	d Slev	v Rate	Dera	ted (a	t VREF)					
DO	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8 V/ns		0.6	V/ns	0.4V/ns	
DQ (V/ns)	^t DS	^t DH																
2.0	130	53	130	53	130	53	130	53	130	53	145	48	155	45	165	41	175	38
1.5	97	32	97	32	97	32	97	32	97	32	112	27	122	24	132	20	142	17
1.0	30	-10	30	-10	30	-10	30	-10	30	-10	45	-15	55	-18	65	-22	75	-25
0.9	25	-24	25	-24	25	-24	25	-24	25	-24	40	-29	50	-32	60	-36	70	-39
0.8	17	-41	17	-41	17	-41	17	-41	17	-41	32	-46	42	-49	52	-53	61	-56
0.7	5	-64	5	-64	5	-64	5	-64	5	-64	20	-69	30	-72	40	-75	50	-79
0.6	-7	-93	-7	-93	-7	-93	-7	-93	-7	-93	8	-98	18	-102	28	-105	38	-108
0.5	-28	-135	-28	-135	-28	-135	-28	-135	-28	-135	-13	-140	-3	-143	7	-147	17	-150
0.4	-78	-198	-78	-198	-78	-198	-78	-198	-78	-198	-63	-203	-53	-206	-43	-210	-33	-213

Table 35: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-667
Reference points indicated in bold

						DQS S	Single	-Ende	d Slev	v Rate	Derat	ted (at	VREF)					
DO	2.0	V/ns	1.8	V/ns	1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns	0.6	V/ns	0.4\	V/ns
DQ (V/ns)	^t DS	^t DH																
2.0	330	291	330	291	330	291	330	291	330	291	345	286	355	282	365	29	375	276
1.5	330	290	330	290	330	290	330	290	330	290	345	285	355	282	365	279	375	275
1.0	330	290	330	290	330	290	330	290	330	290	345	285	355	282	365	278	375	275
0.9	347	290	347	290	347	290	347	290	347	290	362	285	372	282	382	278	392	275
0.8	367	290	367	290	367	290	367	290	367	290	382	285	392	282	402	278	412	275
0.7	391	290	391	290	391	290	391	290	391	290	406	285	416	281	426	278	436	275
0.6	426	290	426	290	426	290	426	290	426	290	441	285	451	282	461	278	471	275
0.5	472	290	472	290	472	290	472	290	472	290	487	285	497	282	507	278	517	275
0.4	522	289	522	289	522	289	522	289	522	289	537	284	547	281	557	278	567	274



Table 36: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-533 Reference points indicated in bold


						DQS S	Single	-Ende	d Slev	v Rate	Derat	ted (at	VREF)					
DO	2.0	V/ns	1.8 V/ns		1.6	V/ns	1.4	V/ns	1.2	V/ns	1.0	V/ns	0.8	V/ns	0.6	V/ns	0.4\	V/ns
DQ (V/ns)	^t DS	^t DH																
2.0	355	341	355	341	355	341	355	341	355	341	370	336	380	332	390	329	400	326
1.5	364	340	364	340	364	340	364	340	364	340	379	335	389	332	399	329	409	325
1.0	380	340	380	340	380	340	380	340	380	340	395	335	405	332	415	328	425	325
0.9	402	340	402	340	402	340	402	340	402	340	417	335	427	332	437	328	447	325
0.8	429	340	429	340	429	340	429	340	429	340	444	335	454	332	464	328	474	325
0.7	463	340	463	340	463	340	463	340	463	340	478	335	488	331	498	328	508	325
0.6	510	340	510	340	510	340	510	340	510	340	525	335	535	332	545	328	555	325
0.5	572	340	572	340	572	340	572	340	572	340	587	335	597	332	607	328	617	325
0.4	647	339	647	339	647	339	647	339	647	339	662	334	672	331	682	328	692	324

Table 37: Single-Ended DQS Slew Rate Fully Derated (DQS, DQ at VREF) at DDR2-400
Reference points indicated in bold

		DQS Single-Ended Slew Rate Derated (at VREF)																
DO	2.0 V/ns		1.8 V/ns		1.6 V/ns		1.4 V/ns		1.2 V/ns		1.0 V/ns		0.8 V/ns		0.6 V/ns		0.4V/ns	
DQ (V/ns)	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH	^t DS	^t DH
2.0	405	391	405	391	405	391	405	391	405	391	420	386	430	382	440	379	450	376
1.5	414	390	414	390	414	390	414	390	414	390	429	385	439	382	449	379	459	375
1.0	430	390	430	390	430	390	430	390	430	390	445	385	455	382	465	378	475	375
0.9	452	390	452	390	452	390	452	390	452	390	467	385	477	382	487	378	497	375
0.8	479	390	479	390	479	390	479	390	479	390	494	385	504	382	514	378	524	375
0.7	513	390	513	390	513	390	513	390	513	390	528	385	538	381	548	378	558	375
0.6	560	390	560	390	560	390	560	390	560	390	575	385	585	382	595	378	605	375
0.5	622	390	622	390	622	390	622	390	622	390	637	385	647	382	657	378	667	375
0.4	697	389	697	389	697	389	697	389	697	389	712	384	722	381	732	378	742	374




Figure 29: Nominal Slew Rate for ^tDS



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.


Figure 30: Tangent Line for ^tDS



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.




Figure 31: Nominal Slew Rate for ^tDH



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.

Figure 32: Tangent Line for ^tDH



Notes: 1. DQS, DQS# signals must be monotonic between VIL(DC) MAX and VIH(DC) MIN.



Figure 33: AC Input Test Signal Waveform Command/Address Balls




Figure 34: AC Input Test Signal Waveform for Data with DQS, DQS# (Differential)






Figure 35: AC Input Test Signal Waveform for Data with DQS (Single-Ended)





Figure 36: AC Input Test Signal Waveform (Differential)





Commands

Truth Tables

The following tables provide a quick reference of available DDR2 SDRAM commands, including CKE power-down modes and bank-to-bank commands.

Table 38: Truth Table - DDR2 Commands

Notes: 1-3 apply to the entire table

	CKE										
Function	Previous Cycle	Current Cycle	CS#	RAS#	CAS#	WE#	BA2- BA0	A <i>n</i> -A11	A10	A9-A0	Notes
LOAD MODE	Н	Н	L	L	L	L	BA	0	P code	9	4, 6
REFRESH	Н	Н	L	L	L	Н	Х	Х	Х	Х	
SELF REFRESH entry	Н	L	L	L	L	Н	Х	Х	Х	Х	
SELF REFRESH exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	4, 7
			L	Н	Н	Н					
Single bank PRECHARGE	Н	Н	L	L	Н	L	BA	Х	L	Х	6
All banks PRECHARGE	Н	Н	L	L	Н	L	Х	Х	Н	Х	
Bank activate	Н	Н	L	L	Н	Н	BA	Rov	v addr	ess	4
WRITE	Н	Н	L	Н	L	L	BA	Column address	L	Column address	4, 5, 6, 8
WRITE with auto precharge	Н	Н	L	Н	L	L	BA	Column address	Н	Column address	4, 5, 6, 8
READ	Н	Н	L	Н	L	Н	BA	Column address	L	Column address	4, 5, 6, 8
READ with auto precharge	Н	Н	L	Н	L	Н	BA	Column address	Н	Column address	4, 5, 6, 8
NO OPERATION	Н	Х	L	Н	Н	Н	Х	Х	Х	Х	
Device DESELECT	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х	
Power-down entry	Н	L	Н	Х	Х	Х	Х	Х	Х	Х	9
			L	Н	Н	Н					
Power-down exit	L	Н	Н	Х	Х	Х	Х	Х	Х	Х	9
			L	Н	Н	Н					

- Notes: 1. All DDR2 SDRAM commands are defined by states of CS#, RAS#, CAS#, WE#, and CKE at the rising edge of the clock.
 - 2. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh. See "ODT Timing" on page 120 for details.
 - 3. "X" means "H or L" (but a defined logic level) for valid IDD measurements.
 - 4. BA2 is only applicable for densities >1Gb.
 - 5. An is the most significant address bit for a given density and configuration. Some larger address bits may be "Don't Care" during column addressing, depending on density and configuration.
 - 6. Bank addresses (BA) determine which bank is to be operated upon. BA during a LOAD MODE command selects which mode register is programmed.
 - 7. SELF REFRESH exit is asynchronous.
 - 8. Burst reads or writes at BL = 4 cannot be terminated or interrupted. See Figure 50 on page 90 and Figure 62 on page 101 for other restrictions and details.
 - 9. The power-down mode does not perform any REFRESH operations. The duration of powerdown is limited by the refresh requirements outlined in the AC parametric section.



Truth Table - Current State Bank n - Command to Bank n Table 39:

Notes: 1-6 apply to the entire table

Current State	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	Н	Н	ACTIVATE (select and activate row)	
	L	L	L	Н	REFRESH	7
	L	L	L	L	LOAD MODE	7
Row active	L	Н	L	Н	READ (select column and start READ burst)	8
	L	Н	L	L	WRITE (select column and start WRITE burst)	8
	L	L	Н	L	PRECHARGE (deactivate row in bank or banks)	9
Read (auto-	L	Н	L	Н	READ (select column and start new READ burst)	8
precharge	L	Н	L	L	WRITE (select column and start WRITE burst)	8, 10
disabled)	L	L	Н	L	PRECHARGE (start PRECHARGE)	8
Write (auto-	L	Н	L	Н	READ (select column and start READ burst)	8
precharge	L	Н	L	L	WRITE (select column and start new WRITE burst)	8
disabled)	L	L	Н	L	PRECHARGE (start PRECHARGE)	9

Notes:

- 1. This table applies when CKEn 1 was HIGH and CKEn is HIGH and after ^tXSNR has been met (if the previous state was self refresh).
- 2. This table is bank-specific, except where noted (the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, ^tRP has been met, and any READ burst

is complete.

Row active: A row in the bank has been activated, and ^tRCD has been met. No

data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with auto precharge disabled and

has not yet terminated.

Write: A WRITE burst has been initiated with auto precharge disabled and

has not yet terminated.

4. The following states must not be interrupted by a command issued to the same bank. Issue DESELECT or NOP commands, or allowable commands to the other bank, on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and this table, and according to Table 40 on page 69.

Precharge: Starts with registration of a PRECHARGE command and ends when ^tRP

is met. After ^tRP is met, the bank will be in the idle state.

Read with auto Starts with registration of a READ command with auto precharge precharge enabled: enabled and ends when ^tRP has been met. After ^tRP is met, the bank

will be in the idle state.

Starts with registration of an ACTIVATE command and ends when Row activate:

^tRCD is met. After ^tRCD is met, the bank will be in the row active state.

Write with auto precharge enabled:

Starts with registration of a WRITE command with auto precharge enabled and ends when ^tRP has been met. After ^tRP is met, the bank

will be in the idle state.





5. The following states must not be interrupted by any executable command (DESELECT or NOP commands must be applied on each positive clock edge during these states):

Refresh: Starts with registration of a REFRESH command and ends when ^tRFC is

met. After ^tRFC is met, the DDR2 SDRAM will be in the all banks idle

state.

Accessing mode Starts with registration of the LOAD MODE command and ends when

register: ^tMRD has been met. After ^tMRD is met, the DDR2 SDRAM will be in

the all banks idle state.

Precharge all: Starts with registration of a PRECHARGE ALL command and ends

when ^tRP is met. After ^tRP is met, all banks will be in the idle state.

6. All states and sequences not shown are illegal or reserved.

68

- 7. Not bank-specific; requires that all banks are idle and bursts are not in progress.
- 8. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 9. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
- 10. A WRITE command may be applied after the completion of the READ burst.



Table 40: Truth Table – Current State Bank *n* – Command to Bank *m*

Notes: 1-6 apply to the entire table

Current State	CS#	RAS#	CAS#	WE#	Command/Action	Notes
Any	Н	Х	Х	Х	DESELECT (NOP/continue previous operation)	
	L	Н	Н	Н	NO OPERATION (NOP/continue previous operation)	
Idle	Х	Х	Х	Х	Any command otherwise allowed to bank m	
Row active, active,	L	L	Н	Н	ACTIVATE (select and activate row)	
or precharge	L	Н	L	Н	READ (select column and start READ burst)	7
	L	Н	L	L	WRITE (select column and start WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read (auto	L	L	Н	Н	ACTIVATE (select and activate row)	
precharge	L	Н	L	Н	READ (select column and start new READ burst)	7
disabled)	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 8
	L	L	Н	L	PRECHARGE	
Write (auto	L	L	Н	Н	ACTIVATE (select and activate row)	
precharge	L	Н	L	Н	READ (select column and start READ burst)	7, 9, 10
disabled)	L	Н	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	Н	L	PRECHARGE	
Read (with auto-	L	L	Н	Н	ACTIVATE (select and activate row)	
precharge)	L	Н	L	Н	READ (select column and start new READ burst	7
	L	Н	L	L	WRITE (select column and start WRITE burst)	7, 8
	L	L	Н	L	PRECHARGE	
Write (with auto-	L	L	Н	Н	ACTIVATE (select and activate row)	
precharge)	L	Н	L	Н	READ (select column and start READ burst)	7, 10
	L	Н	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	Н	L	PRECHARGE	

Notes:

- 1. This table applies when CKEn 1 was HIGH and CKEn is HIGH and after ^tXSNR has been met (if the previous state was self refresh).
- 2. This table describes an alternate bank operation, except where noted (the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m*, assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3. Current state definitions:

Idle: The bank has been precharged, ^tRP has been met, and any READ burst is

complete.

Row active: A row in the bank has been activated and ^tRCD has been met. No data bursts/

accesses and no register accesses are in progress.

Read: A READ burst has been initiated with auto precharge disabled and has not

vet terminated.

Write: A WRITE burst has been initiated with auto precharge disabled and has not

yet terminated.



auto precharge enabled/ auto precharge enabled:

READ with The READ with auto precharge enabled or WRITE with auto precharge enabled states can each be broken into two parts: the access period and the precharge period. For READ with auto precharge, the precharge period is defined as if the same burst was executed with auto precharge disabled and WRITE with then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For WRITE with auto precharge, the precharge period begins when ^tWR ends, with ^tWR measured as if auto precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or ^tRP) begins. This device supports concurrent auto precharge such that when a READ with auto precharge is enabled or a WRITE with auto precharge is enabled, any command to other banks is allowed, as long as that command does not interrupt the read or write data transfer already in process. In either case, all other related limitations apply (contention between read data and write data must be avoided).

The minimum delay from a READ or WRITE command with auto precharge enabled to a command to a different bank is summarized in Table 41:

Table 41: Minimum Delay with Auto Precharge Enabled

From Command (Bank <i>n</i>)	To Command (Bank <i>m</i>)	Minimum Delay (with Concurrent Auto Precharge)	Units
WRITE with auto precharge	READ or READ with auto precharge	(CL - 1) + (BL/2) + ^t WTR	^t CK
	WRITE or WRITE with auto precharge	(BL/2)	^t CK
	PRECHARGE or ACTIVATE	1	^t CK
READ with auto precharge	READ or READ with auto precharge	(BL/2)	^t CK
	WRITE or WRITE with auto precharge	(BL/2) + 2	^t CK
	PRECHARGE or ACTIVATE	1	^t CK

- 4. REFRESH and LOAD MODE commands may only be issued when all banks are idle.
- 5. Not used.
- 6. All states and sequences not shown are illegal or reserved.
- 7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 8. A WRITE command may be applied after the completion of the READ burst.
- 9. Requires appropriate DM.
- 10. The number of clock cycles required to meet ^tWTR is either two or ^tWTR/^tCK, whichever is greater.

DESELECT

The DESELECT function (CS# HIGH) prevents new commands from being executed by the DDR2 SDRAM. The DDR2 SDRAM is effectively deselected. Operations already in progress are not affected. DESELECT is also referred to as COMMAND INHIBIT.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to instruct the selected DDR2 SDRAM to perform a NOP (CS# is LOW; RAS#, CAS#, and WE are HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.



LOAD MODE (LM)

The mode registers are loaded via bank address and address inputs. The bank address balls determine which mode register will be programmed. See "Mode Register (MR)" on page 76. The LM command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until ^tMRD is met.

ACTIVATE

The ACTIVATE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the bank address inputs determines the bank, and the address inputs select the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The value on the bank address inputs determine the bank, and the address provided on address inputs A0–A*i* (where A*i* is the most significant column address bit for a given configuration) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

DDR2 SDRAM also supports the AL feature, which allows a READ or WRITE command to be issued prior to $^{\rm t}$ RCD (MIN) by delaying the actual registration of the READ/WRITE command to the internal device by AL clock cycles.

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the bank select inputs selects the bank, and the address provided on inputs A0–A*i* (where A*i* is the most significant column address bit for a given configuration) selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

DDR2 SDRAM also supports the AL feature, which allows a READ or WRITE command to be issued prior to ^tRCD (MIN) by delaying the actual registration of the READ/WRITE command to the internal device by AL clock cycles.

Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location (see Figure 67 on page 106).

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row activation a specified time (^tRP) after the PRECHARGE command is issued, except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does





not violate any other timing parameters. After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command is allowed if there is no open row in that bank (idle state) or if the previously open row is already in the process of precharging. However, the precharge period will be determined by the last PRECHARGE command issued to the bank.

REFRESH

REFRESH is used during normal operation of the DDR2 SDRAM and is analogous to CAS#-before-RAS# (CBR) REFRESH. All banks must be in the idle mode prior to issuing a REFRESH command. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during a REFRESH command.

SELF REFRESH

The SELF REFRESH command can be used to retain data in the DDR2 SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the DDR2 SDRAM retains data without external clocking. All power supply inputs (including VREF) must be maintained at valid levels upon entry/exit *and* during SELF REFRESH operation.

The SELF REFRESH command is initiated like a REFRESH command except CKE is LOW. The DLL is automatically disabled upon entering self refresh and is automatically enabled upon exiting self refresh.

72






Operations

Initialization

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Figure 37 illustrates and the notes outline the sequence of progression required for power-up and initialization.

reserves the right to change products or specifications without notice.
©2003 Micron Technology, Inc. All rights reserved.

Figure 37: DDR2 Power-Up and Initialization



Notes: 1. Applying power; if CKE is maintained below 0.2 × VDDQ, outputs remain disabled. To guarantee RTT (ODT resistance) is off, VREF must be valid and a low level must be applied to the ODT ball (all other inputs may be undefined; I/Os and outputs must be less than VDDQ during voltage ramp time to avoid DDR2 SDRAM device latch-up). VTT is not applied directly to the device; however, tVTD should be ≥0 to avoid device latch-up. At least one of the following two sets of conditions (A or B) must be met to obtain a stable supply state (stable supply defined as VDD, VDDL, VDDQ, VREF, and VTT are between their minimum and maximum values as stated in Table 14 on page 41):

1Gb: x4, x8, x16 DDR2 SDRAM
Operations



- A. Single power source: The VDD voltage ramp from 300mV to VDD (MIN) must take no longer than 200ms; during the VDD voltage ramp, |VDD VDDQ| ≤ 0.3V. Once supply voltage ramping is complete (when VDDQ crosses VDD [MIN]), Table 14 on page 41 specifications apply.
 - VDD, VDDL, and VDDQ are driven from a single power converter output
 - VTT is limited to 0.95V MAX
 - VREF tracks VDDQ/2; VREF must be within ±0.3V with respect to VDDQ/2 during supply ramp time
 - VDDQ ≥ VREF at all times
- B. Multiple power sources: VDD ≥ VDDL ≥ VDDQ must be maintained during supply voltage ramping, for both AC and DC levels, until supply voltage ramping completes (VDDQ crosses VDD [MIN]). Once supply voltage ramping is complete, Table 14 on page 41 specifications apply.
 - Apply VDD and VDDL before or at the same time as VDDQ; VDD/VDDL voltage ramp time must be ≤200ms from when VDD ramps from 300mV to VDD (MIN)
 - Apply VDDQ before or at the same time as VTT; the VDDQ voltage ramp time from when VDD (MIN) is achieved to when VDDQ (MIN) is achieved must be ≤500ms; while VDD is ramping, current can be supplied from VDD through the device to VDDQ
 - VREF must track VDDQ/2; VREF must be within ±0.3V with respect to VDDQ/2 during supply ramp time; VDDQ ≥ VREF must be met at all times
 - Apply VTT; the VTT voltage ramp time from when VDDQ (MIN) is achieved to when VTT (MIN) is achieved must be no greater than 500ms
- 2. CKE requires LVCMOS input levels prior to state T0 to ensure DQs are High-Z during device power-up prior to VREF being stable. After state T0, CKE is required to have SSTL_18 input levels. Once CKE transitions to a high level, it must stay HIGH for the duration of the initialization sequence.
- 3. For a minimum of 200µs after stable power and clock (CK, CK#), apply NOP or DESELECT commands, then take CKE HIGH.
- 4. Wait a minimum of 400ns then issue a PRECHARGE ALL command.
- 5. Issue a LOAD MODE command to the EMR(2). To issue an EMR(2) command, provide LOW to BAO, and provide HIGH to BA1; set register E7 to "0" or "1" to select appropriate self refresh rate; remaining EMR(2) bits must be "0" (see "Extended Mode Register 2 (EMR2)" on page 84 for all EMR(2) requirements).
- 6. Issue a LOAD MODE command to the EMR(3). To issue an EMR(3) command, provide HIGH to BAO and BA1; remaining EMR(3) bits must be "0." See "Extended Mode Register 3 (EMR 3)" on page 85 for all EMR(3) requirements.
- 7. Issue a LOAD MODE command to the EMR to enable DLL. To issue a DLL ENABLE command, provide LOW to BA1 and A0; provide HIGH to BA0; bits E7, E8, and E9 can be set to "0" or "1;" Micron recommends setting them to "0;" remaining EMR bits must be "0." See "Extended Mode Register (EMR)" on page 80 for all EMR requirements.
- 8. Issue a LOAD MODE command to the MR for DLL RESET. 200 cycles of clock input is required to lock the DLL. To issue a DLL RESET, provide HIGH to A8 and provide LOW to BA1 and BA0; CKE must be HIGH the entire time the DLL is resetting; remaining MR bits must be "0." See "Mode Register (MR)" on page 76 for all MR requirements.
- 9. Issue PRECHARGE ALL command.
- 10. Issue two or more REFRESH commands.
- 11. Issue a LOAD MODE command to the MR with LOW to A8 to initialize device operation (that is, to program operating parameters without resetting the DLL). To access the MR, set BA0 and BA1 LOW; remaining MR bits must be set to desired settings. See "Mode Register (MR)" on page 76 for all MR requirements.
- 12. Issue a LOAD MODE command to the EMR to enable OCD default by setting bits E7, E8, and E9 to "1," and then setting all other desired parameters. To access the EMR, set BA0 LOW and BA1 HIGH (see "Extended Mode Register (EMR)" on page 80 for all EMR requirements.
- 13. Issue a LOAD MODE command to the EMR to enable OCD exit by setting bits E7, E8, and E9 to "0," and then setting all other desired parameters. To access the extended mode registers, EMR, set BA0 LOW and BA1 HIGH for all EMR requirements.



- 14. The DDR2 SDRAM is now initialized and ready for normal operation 200 clock cycles after the DLL RESET at Tf0.
- 15. DM represents DM for the x4, x8 configurations and UDM, LDM for the x16 configuration; DQS represents DQS, DQS#, UDQS, UDQS#, LDQS, LDQS, RDQS, RDQS# for the appropriate configuration (x4, x8, x16); DQ represents DQ0–DQ3 for x4, DQ–DQ7 for x8 and DQ0–DQ15 for x16.
- 16. A10 = PRECHARGE ALL, CODE = desired values for mode registers (bank addresses are required to be decoded).

Mode Register (MR)

The mode register is used to define the specific mode of operation of the DDR2 SDRAM. This definition includes the selection of a burst length, burst type, CAS latency, operating mode, DLL RESET, write recovery, and power-down mode, as shown in Figure 38 on page 77. Contents of the mode register can be altered by reexecuting the LOAD MODE (LM) command. If the user chooses to modify only a subset of the MR variables, all variables must be programmed when the command is issued.

The MR is programmed via the LM command and will retain the stored information until it is programmed again or until the device loses power (except for bit M8, which is self-clearing). Reprogramming the mode register will not alter the contents of the memory array, provided it is performed correctly.

The LM command can only be issued (or reissued) when all banks are in the precharged state (idle state) and no bursts are in progress. The controller must wait the specified time ^tMRD before initiating any subsequent operations such as an ACTIVATE command. Violating either of these requirements will result in an unspecified operation.


Burst Length

Burst length is defined by bits M0–M2, as shown in Figure 38 on page 77. Read and write accesses to the DDR2 SDRAM are burst-oriented, with the burst length being programmable to either four or eight. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A2-Ai when BL=4 and by A3-Ai when BL=8 (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.



Figure 38: Mode Register (MR) Definition



- 1. M16 (BA2) is only applicable for densities ≥1Gb, reserved for future use, and must be programmed to "0."
- 2. Mode bits (Mn) with corresponding address balls (An) greater than M12 (A12) are reserved for future use and must be programmed to "0."
- 3. Not all listed WR and CL options are supported in any individual speed grade.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved. The burst type is selected via bit M3, as shown in Figure 38. The ordering of accesses within a burst is determined by the burst length, the burst type, and the starting column address, as shown in Table 42 on page 78. DDR2 SDRAM supports 4-bit burst mode and 8-bit burst mode only. For 8-bit burst mode, full interleaved address ordering is supported; however, sequential address ordering is nibble-based.



Table 42: Burst Definition

	Starting Column	Order of Accesses Within a Burst		
Burst Length	Address (A2, A1, A0)	Burst Type = Sequential	Burst Type = Interleaved	
4	0 0	0, 1, 2, 3	0, 1, 2, 3	
	0 1	1, 2, 3, 0	1, 0, 3, 2	
	1 0	2, 3, 0, 1	2, 3, 0, 1	
	1 1	3, 0, 1, 2	3, 2, 1, 0	
8	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
	0 0 1	1, 2, 3, 0, 5, 6, 7, 4	1, 0, 3, 2, 5, 4, 7, 6	
	010	2, 3, 0, 1, 6, 7, 4, 5	2, 3, 0, 1, 6, 7, 4, 5	
	0 1 1	3, 0, 1, 2, 7, 4, 5, 6	3, 2, 1, 0, 7, 6, 5, 4	
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
	1 0 1	5, 6, 7, 4, 1, 2, 3, 0	5, 4, 7, 6, 1, 0, 3, 2	
	110	6, 7, 4, 5, 2, 3, 0, 1	6, 7, 4, 5, 2, 3, 0, 1	
	111	7, 4, 5, 6, 3, 0, 1, 2	7, 6, 5, 4, 3, 2, 1, 0	

Operating Mode

The normal operating mode is selected by issuing a command with bit M7 set to "0," and all other bits set to the desired values, as shown in Figure 38 on page 77. When bit M7 is "1," no other bits of the mode register are programmed. Programming bit M7 to "1" places the DDR2 SDRAM into a test mode that is only used by the manufacturer and should *not* be used. No operation or functionality is guaranteed if M7 bit is "1."

DLL RESET

DLL RESET is defined by bit M8, as shown in Figure 38 on page 77. Programming bit M8 to "1" will activate the DLL RESET function. Bit M8 is self-clearing, meaning it returns back to a value of "0" after the DLL RESET function has been issued.

Anytime the DLL RESET function is used, 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the ^tAC or ^tDQSCK parameters.

Write Recovery

Write recovery (WR) time is defined by bits M9–M11, as shown in Figure 38 on page 77. The WR register is used by the DDR2 SDRAM during WRITE with auto precharge operation. During WRITE with auto precharge operation, the DDR2 SDRAM delays the internal auto precharge operation by WR clocks (programmed in bits M9–M11) from the last data burst. An example of WRITE with auto precharge is shown in Figure 66 on page 105.

WR values of 2, 3, 4, 5, 6, 7, or 8 clocks may be used for programming bits M9–M11. The user is required to program the value of WR, which is calculated by dividing tWR (in nanoseconds) by tCK (in nanoseconds) and rounding up a noninteger value to the next integer; WR (cycles) = tWR (ns)/ tCK (ns). Reserved states should not be used as an unknown operation or incompatibility with future versions may result.



Power-Down Mode

Active power-down (PD) mode is defined by bit M12, as shown in Figure 38 on page 77. PD mode allows the user to determine the active power-down mode, which determines performance versus power savings. PD mode bit M12 does not apply to precharge PD mode.

When bit M12 = 0, standard active PD mode, or "fast-exit" active PD mode, is enabled. The ^tXARD parameter is used for fast-exit active PD exit timing. The DLL is expected to be enabled and running during this mode.

When bit M12 = 1, a lower-power active PD mode, or "slow-exit" active PD mode, is enabled. The ^tXARDS parameter is used for slow-exit active PD exit timing. The DLL can be enabled but "frozen" during active PD mode because the exit-to-READ command timing is relaxed. The power difference expected between IDD3P normal and IDD3P low-power mode is defined in Table 11 on page 27.

CAS Latency (CL)

The CAS latency (CL) is defined by bits M4–M6, as shown in Figure 38 on page 77. CL is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The CL can be set to 3, 4, 5, 6, or 7 clocks, depending on the speed grade option being used.


DDR2 SDRAM does not support any half-clock latencies. Reserved states should not be used as an unknown operation otherwise incompatibility with future versions may result.

DDR2 SDRAM also supports a feature called posted CAS additive latency (AL). This feature allows the READ command to be issued prior to ^tRCD (MIN) by delaying the internal command to the DDR2 SDRAM by AL clocks. The AL feature is described in further detail in "Posted CAS Additive Latency (AL)" on page 83.

Examples of CL = 3 and CL = 4 are shown in Figure 39 on page 80; both assume AL = 0. If a READ command is registered at clock edge n, and the CL is m clocks, the data will be available nominally coincident with clock edge n + m (this assumes AL = 0).



Figure 39: CAS Latency (CL)



- 1. BL = 4.
- 2. Posted CAS# additive latency (AL) = 0.
- 3. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.


Extended Mode Register (EMR)

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, ondie termination (ODT), posted AL, off-chip driver impedance calibration (OCD), DQS# enable/disable, RDQS/RDQS# enable/disable, and output disable/enable. These functions are controlled via the bits shown in Figure 40 on page 81. The EMR is programmed via the LM command and will retain the stored information until it is programmed again or the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

The EMR must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in an unspecified operation.



Figure 40: Extended Mode Register Definition



- E16 (BA2) is only applicable for densities ≥1Gb, reserved for future use, and must be programmed to "0."
- 2. Mode bits (En) with corresponding address balls (An) greater than E12 (A12) are reserved for future use and must be programmed to "0."
- 3. Not all listed AL options are supported in any individual speed grade.
- 4. As detailed on page 74, during initialization of the ODC operation, all three bits must be set to "1" for the OCD default state, then set to "0" before initialization is finished.

DLL Enable/Disable

The DLL may be enabled or disabled by programming bit E0 during the LM command, as shown in Figure 40. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debugging or evaluation. Enabling the DLL should always be followed by resetting the DLL using the LM command.

The DLL is automatically disabled when entering SELF REFRESH operation and is automatically reenabled and reset upon exit of SELF REFRESH operation.

Anytime the DLL is enabled (and subsequently reset), 200 clock cycles must occur before a READ command can be issued to allow time for the internal clock to synchronize with the external clock. Failing to wait for synchronization to occur may result in a violation of the $^t\mathrm{AC}$ or $^t\mathrm{DQSCK}$ parameters.



Anytime the DLL is disabled and the device is operated below 25 MHz, any AUTO REFRESH command should be followed by a PRECHARGE ALL command.

Output Drive Strength

The output drive strength is defined by bit E1, as shown in Figure 40 on page 81. The normal drive strength for all outputs is specified to be SSTL_18. Programming bit E1 = 0 selects normal (full strength) drive strength for all outputs. Selecting a reduced drive strength option (E1 = 1) will reduce all outputs to approximately 45 to 60 percent of the SSTL_18 drive strength. This option is intended for the support of lighter load and/or point-to-point environments.

DQS# Enable/Disable

The DQS# ball is enabled by bit E10. When E10 = 0, DQS# is the complement of the differential data strobe pair DQS/DQS#. When disabled (E10 = 1), DQS is used in a single-ended mode and the DQS# ball is disabled. When disabled, DQS# should be left floating. This function is also used to enable/disable RDQS#. If RDQS is enabled (E11 = 1) and DQS# is enabled (E10 = 0), then both DQS# and RDQS# will be enabled.

RDQS Enable/Disable

The RDQS ball is enabled by bit E11, as shown in Figure 40 on page 81. This feature is only applicable to the x8 configuration. When enabled (E11 = 1), RDQS is identical in function and timing to data strobe DQS during a READ. During a WRITE operation, RDQS is ignored by the DDR2 SDRAM.

Output Enable/Disable

The OUTPUT ENABLE function is defined by bit E12, as shown in Figure 40 on page 81. When enabled (E12 = 0), all outputs (DQ, DQS, DQS#, RDQS, RDQS#) function normally. When disabled (E12 = 1), all outputs (DQ, DQS, DQS#, RDQS, RDQS#) are disabled, thus removing output buffer current. The output disable feature is intended to be used during IDD characterization of read current.

On-Die Termination (ODT)

ODT effective resistance, RTT (EFF), is defined by bits E2 and E6 of the EMR, as shown in Figure 40 on page 81. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DDR2 SDRAM controller to independently turn on/off ODT for any or all devices. RTT effective resistance values of 50Ω , 75Ω , and 150Ω are selectable and apply to each DQ, DQS/DQS#, RDQS/RDQS#, UDQS/UDQS#, LDQS/LDQS#, DM, and UDM/LDM signals. Bits (E6, E2) determine what ODT resistance is enabled by turning on/off "sw1," "sw2," or "sw3." The ODT effective resistance value is selected by enabling switch "sw1," which enables all R1 values that are 150Ω each, enabling an effective resistance of 75Ω (RTT2 [EFF] = R2/2). Similarly, if "sw2" is enabled, all R2 values that are 300Ω each, enable an effective ODT resistance of 150Ω (RTT2 [EFF] = R2/2). Switch "sw3" enables R1 values of 100Ω , enabling effective resistance of 50Ω Reserved states should not be used, as an unknown operation or incompatibility with future versions may result.

The ODT control ball is used to determine when RTT (EFF) is turned on and off, assuming ODT has been enabled via bits E2 and E6 of the EMR. The ODT feature and ODT input ball are only used during active, active power-down (both fast-exit and slow-exit modes), and precharge power-down modes of operation.



ODT must be turned off prior to entering self refresh mode. During power-up and initialization of the DDR2 SDRAM, ODT should be disabled until the EMR command is issued. This will enable the ODT feature, at which point the ODT ball will determine the RTT (EFF) value. Anytime the EMR enables the ODT function, ODT may not be driven HIGH until eight clocks after the EMR has been enabled (see Figure 82 on page 121 for ODT timing diagrams).

Off-Chip Driver (OCD) Impedance Calibration


The OFF-CHIP DRIVER function is an optional DDR2 JEDEC feature not supported by Micron and thereby must be set to the default state. Enabling OCD beyond the default settings will alter the I/O drive characteristics and the timing and output I/O specifications will no longer be valid (see "Initialization" on page 73 for proper setting of OCD defaults).

Posted CAS Additive Latency (AL)

Posted CAS additive latency (AL) is supported to make the command and data bus efficient for sustainable bandwidths in DDR2 SDRAM. Bits E3–E5 define the value of AL, as shown in Figure 40 on page 81. Bits E3–E5 allow the user to program the DDR2 SDRAM with an AL of 0, 1, 2, 3, 4, 5, or 6 clocks. Reserved states should not be used as an unknown operation or incompatibility with future versions may result.

In this operation, the DDR2 SDRAM allows a READ or WRITE command to be issued prior to ${}^{t}RCD$ (MIN) with the requirement that $AL \leq {}^{t}RCD$ (MIN). A typical application using this feature would set $AL = {}^{t}RCD$ (MIN) - $1 \times {}^{t}CK$. The READ or WRITE command is held for the time of the AL before it is issued internally to the DDR2 SDRAM device. RL is controlled by the sum of AL and CL; RL = AL + CL. Write latency (WL) is equal to RL minus one clock; $WL = AL + CL - 1 \times {}^{t}CK$. An example of RL is shown in Figure 41 on page 83. An example of a WL is shown in Figure 42 on page 84.


Figure 41: READ Latency



- 1. BL = 4.
- 2. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.
- 3. RL = AL + CL = 5.



Figure 42: WRITE Latency



Notes: 1. BL = 4.

2. CL = 3.

3. WL = AL + CL - 1 = 4.


Extended Mode Register 2 (EMR2)

The extended mode register 2 (EMR2) controls functions beyond those controlled by the mode register. Currently all bits in EMR2 are reserved, except for E7, which is used in commercial or high-temperature operations, as shown in Figure 43. The EMR2 is programmed via the LM command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

Bit E7 (A7) must be programmed as "1" to provide a faster refresh rate on IT and AT devices if T_C exceeds 85°C.

EMR2 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in an unspecified operation.

Figure 43: Extended Mode Register 2 (EMR2) Definition



- 1. E16 (BA2) is only applicable for densities ≥1Gb, reserved for future use, and must be programmed to "0."
- 2. Mode bits (En) with corresponding address balls (An) greater than E12 (A12) are reserved for future use and must be programmed to "0."




Extended Mode Register 3 (EMR 3)

The extended mode register 3 (EMR3) controls functions beyond those controlled by the mode register. Currently all bits in EMR3 are reserved, as shown in Figure 44 on page 85. The EMR3 is programmed via the LM command and will retain the stored information until it is programmed again or until the device loses power. Reprogramming the EMR will not alter the contents of the memory array, provided it is performed correctly.

EMR3 must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time ^tMRD before initiating any subsequent operation. Violating either of these requirements could result in an unspecified operation.

Figure 44: Extended Mode Register 3 (EMR3) Definition



Notes:

- E16 (BA2) is only applicable for densities ≥1Gb, is reserved for future use, and must be programmed to "0."
- 2. Mode bits (En) with corresponding address balls (An) greater than E12 (A12) are reserved for future use and must be programmed to "0."


ACTIVATE

Before any READ or WRITE commands can be issued to a bank within the DDR2 SDRAM, a row in that bank must be opened (activated), even when additive latency is used. This is accomplished via the ACTIVATE command, which selects both the bank and the row to be activated.

After a row is opened with an ACTIVATE command, a READ or WRITE command may be issued to that row subject to the tRCD specification. tRCD (MIN) should be divided by the clock period and rounded up to the next whole number to determine the earliest clock edge after the ACTIVATE command on which a READ or WRITE command can be entered. The same procedure is used to convert other specification limits from time units to clock cycles. For example, a tRCD (MIN) specification of 20ns with a 266 MHz clock ($^tCK = 3.75 \, \mathrm{ns}$) results in 5.3 clocks, rounded up to 6. This is shown in Figure 45 on page 86, which covers any case where $5 < ^tRCD$ (MIN)/ $^tCK \le 6$. Figure 45 also shows the case for tRRD where $2 < ^tRRD$ (MIN)/ $^tCK \le 3$.



Figure 45: Example: Meeting ^tRRD (MIN) and ^tRCD (MIN)




A subsequent ACTIVATE command to a different row in the same bank can only be issued after the previous active row has been closed (precharged). The minimum time interval between successive ACTIVATE commands to the same bank is defined by ^tRC.

A subsequent ACTIVATE command to another bank can be issued while the first bank is being accessed, which results in a reduction of total row-access overhead. The minimum time interval between successive ACTIVATE commands to different banks is defined by ^tRRD.

DDR2 devices with 8-banks (1Gb or larger) have an additional requirement: ^tFAW. This requires no more than four ACTIVATE commands may be issued in any given ^tFAW (MIN) period, as shown in Figure 46.

Figure 46: Multi-Bank Activate Restriction



Notes: 1. DDR2-533 (-37E, x4 or x8), ^tCK = 3.75ns, BL = 4, AL = 3, CL = 4, ^tRRD (MIN) = 7.5ns, ^tFAW (MIN) = 37.5ns.



READ

READ bursts are initiated with a READ command. The starting column and bank addresses are provided with the READ command, and auto precharge is either enabled or disabled for that burst access. If auto precharge is enabled, the row being accessed is automatically precharged at the completion of the burst. If auto precharge is disabled, the row will be left open after the completion of the burst.

During READ bursts, the valid data-out element from the starting column address will be available READ latency (RL) clocks later. RL is defined as the sum of AL and CL: RL = AL + CL. The value for AL and CL are programmable via the MR and EMR commands, respectively. Each subsequent data-out element will be valid nominally at the next positive or negative clock edge (at the next crossing of CK and CK#). Figure 47 on page 88 shows examples of RL based on different AL and CL settings.

DQS/DQS# is driven by the DDR2 SDRAM along with output data. The initial LOW state on DQS and the HIGH state on DQS# are known as the read preamble (^tRPRE). The LOW state on DQS and the HIGH state on DQS# coincident with the last data-out element are known as the read postamble (^tRPST).

Upon completion of a burst, assuming no other commands have been initiated, the DQ will go High-Z. A detailed explanation of ^tDQSQ (valid data-out skew), ^tQH (data-out window hold), and the valid data window are depicted in Figure 56 on page 95 and Figure 57 on page 96. A detailed explanation of ^tDQSCK (DQS transition skew to CK) and ^tAC (data-out transition skew to CK) is shown in Figure 58 on page 97.

Data from any READ burst may be concatenated with data from a subsequent READ command to provide a continuous flow of data. The first data element from the new burst follows the last element of a completed burst. The new READ command should be issued *x* cycles after the first READ command, where *x* equals BL/2 cycles (see Figure 48 on page 89).


Nonconsecutive read data is illustrated in Figure 49 on page 90. Full-speed random read accesses within a page (or pages) can be performed. DDR2 SDRAM supports the use of concurrent auto precharge timing (see Table 43 on page 93).

DDR2 SDRAM does not allow interrupting or truncating of any READ burst using BL = 4 operations. Once the BL = 4 READ command is registered, it must be allowed to complete the entire READ burst. However, a READ (with auto precharge disabled) using BL = 8 operation may be interrupted and truncated *only* by another READ burst as long as the interruption occurs on a 4-bit boundary due to the 4n prefetch architecture of DDR2 SDRAM. As shown in Figure 50 on page 90, READ burst BL = 8 operations may not be interrupted or truncated with any other command except another READ command.

Data from any READ burst must be completed before a subsequent WRITE burst is allowed. An example of a READ burst followed by a WRITE burst is shown in Figure 51 on page 91. The ^tDQSS (NOM) case is shown (^tDQSS [MIN] and ^tDQSS [MAX] are defined in Figure 59 on page 99.)




Figure 47: READ Latency



- 1. DO n = data-out from column n.
- 2. BL = 4.
- 3. Three subsequent elements of data-out appear in the programmed order following DO n.
- 4. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.




Figure 48: Consecutive READ Bursts



- 1. DO n (or b) = data-out from column n (or column b).
- 2. BL = 4.
- 3. Three subsequent elements of data-out appear in the programmed order following DO n.
- 4. Three subsequent elements of data-out appear in the programmed order following DO b.
- 5. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.
- 6. Example applies only when READ commands are issued to same device.




Figure 49: Nonconsecutive READ Bursts



- 1. DO n (or b) = data-out from column n (or column b).
- 2. BL = 4.
- 3. Three subsequent elements of data-out appear in the programmed order following DO n.
- 4. Three subsequent elements of data-out appear in the programmed order following DO b.
- 5. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.
- Example applies when READ commands are issued to different devices or nonconsecutive READs.


Figure 50: READ Interrupted by READ



- 1. BL = 8 required; auto precharge must be disabled (A10 = LOW).
- 2. NOP or COMMAND INHIBIT commands are valid. PRECHARGE command cannot be issued to banks used for READs at T0 and T2.
- 3. Interrupting READ command must be issued exactly 2 × ^tCK from previous READ.
- 4. READ command can be issued to any valid bank and row address (READ command at T0 and T2 can be either same bank or different bank).
- 5. Auto precharge can be either enabled (A10 = HIGH) or disabled (A10 = LOW) by the interrupting READ command.
- 6. Example shown uses AL = 0; CL = 3, BL = 8, shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.



Figure 51: READ-to-WRITE



Notes: 1. BL = 4; CL = 3; AL = 2.


2. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.

READ with Precharge

A READ burst may be followed by a PRECHARGE command to the same bank, provided auto precharge is not activated. The minimum READ-to-PRECHARGE command spacing to the same bank has two requirements that must be satisfied: AL + BL/2 clocks and tRTP . tRTP is the minimum time from the rising clock edge that initiates the last 4-bit prefetch of a READ command to the PRECHARGE command. For BL = 4, this is the time from the actual READ (AL after the READ command) to PRECHARGE command. For BL = 8, this is the time from $AL + 2 \times CK$ after the READ-to-PRECHARGE command. Following the PRECHARGE command, a subsequent command to the same bank cannot be issued until tRP is met. However, part of the row precharge time is hidden during the access of the last data elements.

Examples of READ-to-PRECHARGE for BL = 4 are shown in Figure 52 and in Figure 53 on page 92 for BL = 8. The delay from READ-to-PRECHARGE period to the same bank is AL + BL/2 - 2CK + MAX (t RTP/ t CK or 2 × CK) where MAX means the larger of the two.

Figure 52: READ-to-PRECHARGE – BL = 4




Notes: 1. RL = 4 (AL = 1, CL = 3); BL = 4.

2. ${}^{t}RTP \ge 2$ clocks.

3. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.



Figure 53: READ-to-PRECHARGE - BL = 8



- 1. RL = 4 (AL = 1, CL = 3); BL = 8.
- 2. ^tRTP ≥ 2 clocks.
- 3. Shown with nominal ^tAC, ^tDQSCK, and ^tDQSQ.

READ with Auto Precharge

If A10 is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The DDR2 SDRAM starts an auto precharge operation on the rising clock edge that is AL + (BL/2) cycles later than the READ with auto precharge command provided ^tRAS (MIN) and ^tRTP are satisfied. If ^tRAS (MIN) is not satisfied at this rising clock edge, the start point of the auto precharge operation will be delayed until ^tRAS (MIN) is satisfied. If ^tRTP (MIN) is not satisfied at this rising clock edge, the start point of the auto precharge operation will be delayed until ^tRTP (MIN) is satisfied. When the internal precharge is pushed out by ^tRTP, ^tRP starts at the point where the internal precharge happens (not at the next rising clock edge after this event).

When BL = 4, the minimum time from READ with auto precharge to the next ACTIVATE command is AL + $({}^{t}RTP + {}^{t}RP)/{}^{t}CK$. When BL = 8, the minimum time from READ with auto precharge to the next ACTIVATE command is AL + 2 clocks + $({}^{t}RTP + {}^{t}RP)/{}^{t}CK$. The term $({}^{t}RTP + {}^{t}RP)/{}^{t}CK$ is always rounded up to the next integer. A general purpose equation can also be used: AL + BL/2 - 2CK + $({}^{t}RTP + {}^{t}RP)/{}^{t}CK$. In any event, the internal precharge does not start earlier than two clocks after the last 4-bit prefetch.


READ with auto precharge command may be applied to one bank while another bank is operational. This is referred to as concurrent auto precharge operation, as noted in Table 43 on page 93. Examples of READ with precharge and READ with auto precharge with applicable timing requirements are shown in Figure 54 on page 93 and Figure 55 on page 94, respectively.



Table 43: READ Using Concurrent Auto Precharge

From Command (Bank <i>n</i>)	To Command (Bank <i>m</i>)	Minimum Delay (with Concurrent Auto Precharge)	Units
READ with auto precharge	READ or READ with auto precharge	BL/2	^t CK
	WRITE or WRITE with auto precharge	(BL/2) + 2	^t CK
	PRECHARGE or ACTIVATE	1	^t CK


Figure 54: Bank Read - Without Auto Precharge



- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. BL = 4 and AL = 0 in the case shown.
- 3. The PRECHARGE command can only be applied at T6 if ^tRAS (MIN) is met.
- 4. READ-to-PRECHARGE = AL + BL/2 -2CK + MAX (t RTP/ t CK or 2CK).
- 5. Disable auto precharge.
- 6. "Don't Care" if A10 is HIGH at T5.
- 7. I/O balls, when entering or exiting High-Z, are not referenced to a specific voltage level, but to when the device begins to drive or no longer drives, respectively.
- 8. DO n = data-out from column n; subsequent elements are applied in the programmed order.




Figure 55: Bank Read - with Auto Precharge



- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. BL = 4, RL = 4 (AL = 1, CL = 3) in the case shown.
- 3. The DDR2 SDRAM internally delays auto precharge until both ^tRAS (MIN) and ^tRTP (MIN) have been satisfied.
- 4. Enable auto precharge.
- 5. I/O balls, when entering or exiting HIGH-Z, are not referenced to a specific voltage level, but to when the device begins to drive or no longer drives, respectively.
- 6. DO n = data-out from column n; subsequent elements are applied in the programmed order.




Figure 56: x4, x8 Data Output Timing – ^tDQSQ, ^tQH, and Data Valid Window



- 1. ^tHP is the lesser of ^tCL or ^tCH clock transitions collectively when a bank is active.
- 2. ^tDQSQ is derived at each DQS clock edge, is not cumulative over time, begins with DQS transitions, and ends with the last valid transition of DQ.
- 3. DQ transitioning after the DQS transition defines the ^tDQSQ window. DQS transitions at T2 and at T2n are "early DQS," at T3 are "nominal DQS," and at T3n are "late DQS."
- 4. DQ0, DQ1, DQ2, DQ3 for x4 or DQ0-DQ7 for x8.
- 5. ${}^{t}QH$ is derived from ${}^{t}HP$: ${}^{t}QH = {}^{t}HP {}^{t}QHS$.
- 6. The data valid window is derived for each DQS transition and is defined as ^tQH ^tDQSQ.




Figure 57: x16 Data Output Timing – ^tDQSQ, ^tQH, and Data Valid Window



- Notes: 1. ^tHP is the lesser of ^tCL or ^tCH clock transitions collectively when a bank is active.
 - 2. [†]DQSQ is derived at each DQS clock edge, is not cumulative over time, begins with DQS transitions, and ends with the last valid transition of DQ.
 - 3. DQ transitioning after the DQS transitions define the ^tDQSQ window. LDQS defines the lower byte, and UDQS defines the upper byte.
 - 4. DQ0, DQ1, DQ2, DQ3, DQ4, DQ5, DQ6, or DQ7.
 - 5. ${}^{t}QH$ is derived from ${}^{t}HP$: ${}^{t}QH = {}^{t}HP {}^{t}QHS$.
 - 6. The data valid window is derived for each DQS transition and is ^tQH ^tDQSQ.
 - 7. DQ8, DQ9, DQ10, D11, DQ12, DQ13, DQ14, or DQ15.



Figure 58: Data Output Timing – ^tAC and ^tDQSCK



- 1. READ command with CL = 3, AL = 0 issued at T0.
- ^tDQSCK is the DQS output window relative to CK and is the long-term component of DQS skew.
- 3. DQ transitioning after DQS transitions define ^tDQSQ window.
- 4. All DQ must transition by ^tDQSQ after DQS transitions, regardless of ^tAC.
- 5. ^tAC is the DQ output window relative to CK and is the "long term" component of DQ skew.
- 6. ^tLZ (MIN) and ^tAC (MIN) are the first valid signal transitions.
- 7. ^tHZ (MAX) and ^tAC (MAX) are the latest valid signal transitions.
- 8. I/O balls, when entering or exiting High-Z, are not referenced to a specific voltage level, but to when the device begins to drive or no longer drives, respectively.

WRITE

WRITE bursts are initiated with a WRITE command. DDR2 SDRAM uses WL equal to RL minus one clock cycle (WL = RL - 1CK) (see "READ" on page 71). The starting column and bank addresses are provided with the WRITE command, and auto precharge is either enabled or disabled for that access. If auto precharge is enabled, the row being accessed is precharged at the completion of the burst.

Note:

For the WRITE commands used in the following illustrations, auto precharge is disabled.

During WRITE bursts, the first valid data-in element will be registered on the first rising edge of DQS following the WRITE command, and subsequent data elements will be registered on successive edges of DQS. The LOW state on DQS between the WRITE command and the first rising edge is known as the write preamble; the LOW state on DQS following the last data-in element is known as the write postamble.

The time between the WRITE command and the first rising DQS edge is WL \pm^t DQSS. Subsequent DQS positive rising edges are timed, relative to the associated clock edge, as \pm^t DQSS. t DQSS is specified with a relatively wide range (25 percent of one clock cycle). All of the WRITE diagrams show the nominal case, and where the two extreme cases (t DQSS [MIN] and t DQSS [MAX]) might not be intuitive, they have also been included. Figure 59 on page 99 shows the nominal case and the extremes of t DQSS for BL = 4. Upon completion of a burst, assuming no other commands have been initiated, the DQ will remain High-Z and any additional input data will be ignored.



Data for any WRITE burst may be concatenated with a subsequent WRITE command to provide continuous flow of input data. The first data element from the new burst is applied after the last element of a completed burst. The new WRITE command should be issued *x* cycles after the first WRITE command, where *x* equals BL/2.

Figure 60 on page 100 provides examples of concatenated bursts of BL = 4 and how full-speed random write accesses within a page or pages can be performed. An example of nonconsecutive WRITEs is shown in Figure 61 on page 100. DDR2 SDRAM supports concurrent auto precharge options, as shown in Table 44 on page 98.

DDR2 SDRAM does not allow interrupting or truncating any WRITE burst using BL = 4 operation. Once the BL = 4 WRITE command is registered, it must be allowed to complete the entire WRITE burst cycle. However, a WRITE BL = 8 operation (with auto precharge disabled) might be interrupted and truncated *only* by another WRITE burst as long as the interruption occurs on a 4-bit boundary due to the 4n-prefetch architecture of DDR2 SDRAM. WRITE burst BL = 8 operations may *not* be interrupted or truncated with any command except another WRITE command, as shown in Figure 62 on page 101.


Data for any WRITE burst may be followed by a subsequent READ command. To follow a WRITE, ^tWTR should be met, as shown in Figure 63 on page 102. The number of clock cycles required to meet ^tWTR is either 2 or ^tWTR/^tCK, whichever is greater. Data for any WRITE burst may be followed by a subsequent PRECHARGE command. ^tWR must be met, as shown in Figure 64 on page 103. ^tWR starts at the end of the data burst, regardless of the data mask condition.

Table 44: WRITE Using Concurrent Auto Precharge

From Command (Bank <i>n</i>)	To Command (Bank <i>m</i>)	Minimum Delay (with Concurrent Auto Precharge)	Units
WRITE with auto	READ or READ with auto precharge	(CL - 1) + (BL/2) + ^t WTR	^t CK
precharge	WRITE or WRITE with auto precharge	(BL/2)	^t CK
	PRECHARGE or ACTIVATE	1	^t CK




Figure 59: WRITE Burst



- 1. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 2. DI b = data-in for column b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 4. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 5. A10 is LOW with the WRITE command (auto precharge is disabled).




Figure 60: Consecutive WRITE-to-WRITE



- 1. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 2. DI b, etc. = data-in for column b, etc.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 4. Three subsequent elements of data-in are applied in the programmed order following DI n.
- 5. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 6. Each WRITE command may be to any bank.


Figure 61: Nonconsecutive WRITE-to-WRITE



- 1. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 2. DI b (or n), etc. = data-in for column b (or column n).
- 3. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 4. Three subsequent elements of data-in are applied in the programmed order following DI n.
- 5. Shown with BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 6. Each WRITE command may be to any bank.




Figure 62: WRITE Interrupted by WRITE



- 1. BL = 8 required and auto precharge must be disabled (A10 = LOW).
- 2. The NOP or COMMAND INHIBIT commands are valid. The PRECHARGE command cannot be issued to banks used for WRITEs at T0 and T2.
- 3. The interrupting WRITE command must be issued exactly 2 × ^tCK from previous WRITE.
- 4. The earliest WRITE-to-PRECHARGE timing for WRITE at T0 is WL + BL/2 + ^tWR where ^tWR starts with T7 and not T5 (because BL = 8 from MR and not the truncated length).
- 5. The WRITE command can be issued to any valid bank and row address (WRITE command at T0 and T2 can be either same bank or different bank).
- 6. Auto precharge can be either enabled (A10 = HIGH) or disabled (A10 = LOW) by the interrupting WRITE command.
- 7. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 8. Example shown uses AL = 0; CL = 4, BL = 8.




Figure 63: WRITE-to-READ



- 1. ^tWTR is required for any READ following a WRITE to the same device, but it is not required between module ranks.
- 2. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 3. DI b = data-in for column b; DO n = data-out from column n.
- 4. BL = 4, AL = 0, CL = 3; thus, WL = 2.
- 5. One subsequent element of data-in is applied in the programmed order following DI b.
- 6. ^tWTR is referenced from the first positive CK edge after the last data-in pair.
- 7. A10 is LOW with the WRITE command (auto precharge is disabled).
- 8. The number of clock cycles required to meet ^tWTR is either 2 or ^tWTR/^tCK, whichever is greater.




Figure 64: WRITE-to-PRECHARGE



- 1. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 2. DI b = data-in for column b.
- 3. Three subsequent elements of data-in are applied in the programmed order following DI b.
- 4. BL = 4, CL = 3, AL = 0; thus, WL = 2.
- 5. tWR is referenced from the first positive CK edge after the last data-in pair.
- 6. The PRECHARGE and WRITE commands are to the same bank. However, the PRECHARGE and WRITE commands may be to different banks, in which case ^tWR is not required and the PRECHARGE command could be applied earlier.
- 7. A10 is LOW with the WRITE command (auto precharge is disabled).




Figure 65: Bank Write - Without Auto Precharge



- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. BL = 4 and AL = 0 in the case shown.
- 3. Disable auto precharge.
- 4. "Don't Care" if A10 is HIGH at T9.
- 5. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 6. DI n = data-in for column n; subsequent elements are applied in the programmed order.
- 7. ^tDSH is applicable during ^tDQSS (MIN) and is referenced from CK T5 or T6.
- 8. ^tDSS is applicable during ^tDQSS (MAX) and is referenced from CK T6 or T7.




Figure 66: Bank Write - with Auto Precharge



- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. BL = 4 and AL = 0 in the case shown.
- 3. Enable auto precharge.
- 4. WR is programmed via MR9–MR11 and is calculated by dividing ^tWR (in ns) by ^tCK and rounding up to the next integer value.
- 5. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 6. DI n = data-in from column n; subsequent elements are applied in the programmed order.
- 7. ^tDSH is applicable during ^tDQSS (MIN) and is referenced from CK T5 or T6.
- 8. ^tDSS is applicable during ^tDQSS (MAX) and is referenced from CK T6 or T7.




Figure 67: WRITE - DM Operation



- 1. NOP commands are shown for ease of illustration; other commands may be valid at these times.
- 2. BL = 4, AL = 1, and WL = 2 in the case shown.
- 3. Disable auto precharge.
- 4. "Don't Care" if A10 is HIGH at T11.
- 5. tWR starts at the end of the data burst regardless of the data mask condition.
- 6. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 7. DI n = data-in for column n; subsequent elements are applied in the programmed order.
- 8. ^tDSH is applicable during ^tDQSS (MIN) and is referenced from CK T6 or T7.
- 9. ^tDSS is applicable during ^tDQSS (MAX) and is referenced from CK T7 or T8.



Figure 68: Data Input Timing



- 1. ^tDSH (MIN) generally occurs during ^tDQSS (MIN).
- 2. ^tDSS (MIN) generally occurs during ^tDQSS (MAX).
- 3. Subsequent rising DQS signals must align to the clock within ^tDQSS.
- 4. WRITE command issued at T0.
- 5. For x16, LDQS controls the lower byte and UDQS controls the upper byte.
- 6. WRITE command with WL = 2 (CL = 3, AL = 0) issued at T0.

PRECHARGE

PRECHARGE can be initiated by either a manual PRECHARGE command or by an auto precharge in conjunction with either a READ or WRITE command. PRECHARGE will deactivate the open row in a particular bank or the open row in all banks. The PRECHARGE operation is shown in the previous READ and WRITE operation sections.

During a manual PRECHARGE command, the A10 input determines whether one or all banks are to be precharged. In the case where only one bank is to be precharged, bank address inputs determine the bank to be precharged. When all banks are to be precharged, the bank address inputs are treated as "Don't Care."


Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. When a single-bank PRECHARGE command is issued, ^tRP timing applies. When the PRECHARGE (ALL) command is issued, ^tRPA timing applies, regardless of the number of banks opened.



REFRESH

The commercial temperature DDR2 SDRAM requires REFRESH cycles at an average interval of 7.8125 μ s (MAX) and all rows in all banks must be refreshed at least once every 64ms. The refresh period begins when the REFRESH command is registered and ends ^tRFC (MIN) later. The average interval must be reduced to 3.9 μ s (MAX) when T_C exceeds +85°C.

Figure 69: Refresh Mode




- 1. NOP commands are shown for ease of illustration; other valid commands may be possible at these times. CKE must be active during clock positive transitions.
- 2. The second REFRESH is not required and is only shown as an example of two back-to-back REFRESH commands.
- 3. "Don't Care" if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (must precharge all active banks).
- 4. DM, DQ, and DQS signals are all "Don't Care"/High-Z for operations shown.



SELF REFRESH

The SELF REFRESH command is initiated with CKE is LOW. The differential clock should remain stable and meet t CKE specifications at least $1 \times {}^{t}$ CK after entering self refresh mode. The procedure for exiting self refresh requires a sequence of commands. First, the differential clock must be stable and meet t CK specifications at least $1 \times {}^{t}$ CK prior to CKE going back to HIGH. Once CKE is HIGH (t CKE [MIN] has been satisfied with three clock registrations), the DDR2 SDRAM must have NOP or DESELECT commands issued for t XSNR. A simple algorithm for meeting both refresh and DLL requirements is to apply NOP or DESELECT commands for 200 clock cycles before applying any other command.

Figure 70: Self Refresh



- 1. Clock must be stable and meeting ^tCK specifications at least 1 × ^tCK after entering self refresh mode and at least 1 × ^tCK prior to exiting self refresh mode.
- Self refresh exit is asynchronous; however, ^tXSNR and ^tXSRD timing starts at the first rising clock edge where CKE HIGH satisfies ^tISXR.
- 3. CKE must stay HIGH until ^tXSRD is met; however, if self refresh is being reentered, CKE may go back LOW after ^tXSNR is satisfied.
- 4. NOP or DESELECT commands are required prior to exiting self refresh until state Tc0, which allows any nonREAD command.
- 5. ^tXSNR is required before any nonREAD command can be applied.
- 6. ODT must be disabled and RTT off (^tAOFD and ^tAOFPD have been satisfied) prior to entering self refresh at state T1.
- 7. TXSRD (200 cycles of CK) is required before a READ command can be applied at state Td0.
- 8. Device must be in the all banks idle state prior to entering self refresh mode.
- After self refresh has been entered, ^tCKE (MIN) must be satisfied prior to exiting self refresh.
- 10. Upon exiting SELF REFRESH, ODT must remain LOW until ^tXSRD is satisfied.



Power-Down Mode

DDR2 SDRAMs support multiple power-down modes that allow significant power savings over normal operating modes. CKE is used to enter and exit different power-down modes. Power-down entry and exit timings are shown in Figure 71 on page 111. Detailed power-down entry conditions are shown in Figures 72–79. The CKE Truth Table, Table 45, is shown on page 112.

DDR2 SDRAMs require CKE to be registered HIGH (active) at all times that an access is in progress—from the issuing of a READ or WRITE command until completion of the burst. Thus, a clock suspend is not supported. For READs, a burst completion is defined when the read postamble is satisfied; for WRITEs, a burst completion is defined when the write postamble and ^tWR (WRITE-to-PRECHARGE command) or ^tWTR (WRITE-to-READ command) are satisfied, as shown in Figures 74 and 75 on page 114. The number of clock cycles required to meet ^tWTR is either two or ^tWTR/^tCK, whichever is greater.


Power-down mode (see Figure 71 on page 111) is entered when CKE is registered LOW coincident with a NOP or DESELECT command. CKE is not allowed to go LOW during a mode register or extended mode register command time, or while a READ or WRITE operation is in progress. If power-down occurs when all banks are idle, this mode is referred to as precharge power-down. If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. Entering power-down deactivates the input and output buffers, excluding CK, CK#, ODT, and CKE. For maximum power savings, the DLL is frozen during precharge power-down. Exiting active power-down requires the device to be at the same voltage and frequency as when it entered power-down. Exiting precharge power-down requires the device to be at the same voltage as when it entered power-down; however, the clock frequency is allowed to change (see "Precharge Power-Down Clock Frequency Change" on page 116).

The maximum duration for either active or precharge power-down is limited by the refresh requirements of the device ^tRFC (MAX). The minimum duration for power-down entry and exit is limited by the ^tCKE (MIN) parameter. The following must be maintained while in power-down mode: CKE LOW, a stable clock signal, and stable power supply signals at the inputs of the DDR2 SDRAM. All other input signals are "Don't Care" except ODT. Detailed ODT timing diagrams for different power-down modes are shown in Figure 82 on page 121–Figure 89 on page 125.

The power-down state is synchronously exited when CKE is registered HIGH (in conjunction with a NOP or DESELECT command), as shown in Figure 71 on page 111.



Figure 71: Power-Down



- 1. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down. If this command is an ACTIVATE (or if at least one row is already active), then the power-down mode shown is active power-down.
- 2. ^tCKE (MIN) of three clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the three clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of ^tIS + 2 × ^tCK + ^tIH. CKE must not transition during its ^tIS and ^tIH window.
- 3. ^tXP timing is used for exit precharge power-down and active power-down to any nonREAD command.
- 4. ^tXARD timing is used for exit active power-down to READ command if fast exit is selected via MR (bit 12 = 0).
- 5. ^tXARDS timing is used for exit active power-down to READ command if slow exit is selected via MR (bit 12 = 1).
- 6. No column accesses are allowed to be in progress at the time power-down is entered. If the DLL was not in a locked state when CKE went LOW, the DLL must be reset after exiting power-down mode for proper READ operation.



Table 45: Truth Table - CKE


Notes 1-4 apply to the entire table

	CKE				
Current State	Previous Cycle (n - 1)	Current Cycle (<i>n</i>)	Command (n) CS#, RAS#, CAS#, WE#	Action (n)	Notes
Power-down	L	L	X	Maintain power-down	5, 6
	L	Н	DESELECT or NOP	Power-down exit	7, 8
Self refresh	L	L	X	Maintain self refresh	6
	L	Н	DESELECT or NOP	Self refresh exit	7, 9, 10
Bank(s) active	Н	L	DESELECT or NOP	Active power-down entry	7, 8, 11, 12
All banks idle	Н	L	DESELECT or NOP	Precharge power-down entry	7, 8, 11
	Н	L	REFRESH	Self refresh entry	10, 12, 13
	Н	Н	Shown in Table 38 on page 66		14

- 1. CKE (n) is the logic state of CKE at clock edge n; CKE (n 1) was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR2 SDRAM immediately prior to clock edge n.
- 3. Command (n) is the command registered at clock edge n, and action (n) is a result of command (n).
- 4. The state of ODT does not affect the states described in this table. The ODT function is not available during self refresh (see "ODT Timing" on page 120 for more details and specific restrictions).
- 5. Power-down modes do not perform any REFRESH operations. The duration of power-down mode is therefore limited by the refresh requirements.
- "X" means "Don't Care" (including floating around VREF) in self refresh and power-down. However, ODT must be driven HIGH or LOW in power-down if the ODT function is enabled via EMR.
- 7. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 8. Valid commands for power-down entry and exit are NOP and DESELECT only.
- On self refresh exit, DESELECT or NOP commands must be issued on every clock edge occurring during the ^tXSNR period. READ commands may be issued only after ^tXSRD (200 clocks) is satisfied.
- 10. Valid commands for self refresh exit are NOP and DESELECT only.
- 11. Power-down and self refresh can not be entered while READ or WRITE operations, LOAD MODE operations, or PRECHARGE operations are in progress. See "SELF REFRESH" on page 109 and "SELF REFRESH" on page 72 for a list of detailed restrictions.
- 12. Minimum CKE HIGH time is ${}^{t}CKE = 3 \times {}^{t}CK$. Minimum CKE LOW time is ${}^{t}CKE = 3 \times {}^{t}CK$. This requires a minimum of 3 clock cycles of registration.
- 13. Self refresh mode can only be entered from the all banks idle state.
- 14. Must be a legal command, as defined in Table 38 on page 66.




Figure 72: READ-to-Power-Down or Self Refresh Entry



Notes: 1. In the example shown, READ burst completes at T5; earliest power-down or self refresh entry is at T6.

2. Power-down or self refresh entry may occur after the READ burst completes.

Figure 73: READ with Auto Precharge-to-Power-Down or Self Refresh Entry




Notes: 1. In the example shown, READ burst completes at T5; earliest power-down or self refresh entry is at T6.

2. Power-down or self refresh entry may occur after the READ burst completes.




Figure 74: WRITE-to-Power-Down or Self-Refresh Entry



Notes: 1. Power-down or self refresh entry may occur after the WRITE burst completes.

Figure 75: WRITE with Auto Precharge-to-Power-Down or Self Refresh Entry




Notes: 1. Internal PRECHARGE occurs at Ta0 when WR has completed; power-down entry may occur 1 x ^tCK later at Ta1, prior to ^tRP being satisfied.

2. WR is programmed through MR9–MR11 and represents (^tWR [MIN]ns/^tCK) rounded up to next integer ^tCK.




Figure 76: REFRESH Command-to-Power-Down Entry



Notes: 1. The earliest precharge power-down entry may occur is at T2, which is 1 × ^tCK after the REFRESH command. Precharge power-down entry occurs prior to ^tRFC (MIN) being satisfied.


Figure 77: ACTIVATE Command-to-Power-Down Entry



Notes: 1. The earliest active power-down entry may occur is at T2, which is 1 × ^tCK after the ACTIVATE command. Active power-down entry occurs prior to ^tRCD (MIN) being satisfied.




Figure 78: PRECHARGE Command-to-Power-Down Entry



Notes: 1. The earliest precharge power-down entry may occur is at T2, which is 1 × ^tCK after the PRE-CHARGE command. Precharge power-down entry occurs prior to ^tRP (MIN) being satisfied.

Figure 79: LOAD MODE Command-to-Power-Down Entry



Notes: 1. Valid address for LM command includes MR, EMR, EMR(2), and EMR(3) registers.

- 2. All banks must be in the precharged state and ^tRP met prior to issuing LM command.
- 3. The earliest precharge power-down entry is at T3, which is after ^tMRD is satisfied.


Precharge Power-Down Clock Frequency Change

When the DDR2 SDRAM is in precharge power-down mode, ODT must be turned off and CKE must be at a logic LOW level. A minimum of two differential clock cycles must pass after CKE goes LOW before clock frequency may change. The device input clock frequency is allowed to change only within minimum and maximum operating frequencies specified for the particular speed grade. During input clock frequency change, ODT and CKE must be held at stable LOW levels. When the input clock frequency is changed,



new stable clocks must be provided to the device before precharge power-down may be exited, and DLL must be reset via MR after precharge power-down exit. Depending on the new clock frequency, additional LM commands might be required to adjust the CL, WR, AL, and so forth. settings to account for the frequency change. Depending on the new clock frequency, an additional LM command might be required to appropriately set the WR MR9, MR10, MR11. During the DLL relock period of 200 cycles, ODT must remain off. After the DLL lock time, the DRAM is ready to operate with a new clock frequency.

Figure 80: Input Clock Frequency Change During Precharge Power-Down Mode



- 1. A minimum of 2 × ^tCK is required after entering precharge power-down prior to changing clock frequencies.
- 2. When the new clock frequency has changed and is stable, a minimum of 1 \times ^tCK is required prior to exiting precharge power-down.
- 3. Minimum CKE HIGH time is t CKE = 3 × t CK. Minimum CKE LOW time is t CKE = 3 × t CK. This requires a minimum of three clock cycles of registration.
- 4. If this command is a PRECHARGE (or if the device is already in the idle state), then the power-down mode shown is precharge power-down, which is required prior to the clock frequency change.



RESET

CKE LOW Anytime


DDR2 SDRAM applications may go into a reset state anytime during normal operation. If an application enters a reset condition, CKE is used to ensure the DDR2 SDRAM device resumes normal operation after reinitializing. All data will be lost during a reset condition; however, the DDR2 SDRAM device will continue to operate properly if the following conditions outlined in this section are satisfied.

The reset condition defined here assumes all supply voltages (VDD, VDDQ, VDDL, and VREF) are stable and meet all DC specifications prior to, during, and after the RESET operation. All other input balls of the DDR2 SDRAM device are a "Don't Care" during RESET with the exception of CKE.

If CKE asynchronously drops LOW during any valid operation (including a READ or WRITE burst), the memory controller must satisfy the timing parameter ^tDELAY before turning off the clocks. Stable clocks must exist at the CK, CK# inputs of the DRAM before CKE is raised HIGH, at which time the normal initialization sequence must occur (see "Initialization" on page 73). The DDR2 SDRAM device is now ready for normal operation after the initialization sequence. Figure 81 on page 119 shows the proper sequence for a RESET operation.



Figure 81: RESET Function



- 1. VDD, VDDL, VDDQ, VTT, and VREF must be valid at all times.
- 2. Either NOP or DESELECT command may be applied.
- 3. DM represents DM for x4/x8 configuration and UDM, LDM for x16 configuration. DQS represents DQS, DQS#, UDQS, UDQS#, LDQS#, RDQS, RDQS# for the appropriate configuration (x4, x8, x16).
- 4. In certain cases where a READ cycle is interrupted, CKE going HIGH may result in the completion of the burst.
- 5. Initialization timing is shown in Figure 37 on page 74.



ODT Timing

Once a 12ns delay (^tMOD) has been satisfied, and after the ODT function has been enabled via the EMR LOAD MODE command, ODT can be accessed under two timing categories. ODT will operate either in synchronous mode or asynchronous mode, depending on the state of CKE. ODT can switch anytime except during self refresh mode and a few clocks after being enabled via EMR, as shown in Figure 82 on page 121.

There are two timing categories for ODT—turn-on and turn-off. During active mode (CKE HIGH) and fast-exit power-down mode (any row of any bank open, CKE LOW, MR[12 = 0]), ^tAOND, ^tAOND, ^tAOFD, and ^tAOF timing parameters are applied, as shown in Figure 84 on page 122.

During slow-exit power-down mode (any row of any bank open, CKE LOW, MR[12] = 1) and precharge power-down mode (all banks/rows precharged and idle, CKE LOW), ^tAONPD and ^tAOPPD timing parameters are applied, as shown in Figure 85 on page 122.

ODT turn-off timing, prior to entering any power-down mode, is determined by the parameter ^tANPD (MIN), as shown in Figure 86 on page 123. At state T2, the ODT HIGH signal satisfies ^tANPD (MIN) prior to entering power-down mode at T5. When ^tANPD (MIN) is satisfied, ^tAOFD and ^tAOF timing parameters apply. Figure 86 on page 123 also shows the example where ^tANPD (MIN) is *not* satisfied because ODT HIGH does not occur until state T3. When ^tANPD (MIN) is *not* satisfied, ^tAOFPD timing parameters apply.


ODT turn-on timing prior to entering any power-down mode is determined by the parameter ^tANPD, as shown in Figure 87 on page 123. At state T2, the ODT HIGH signal satisfies ^tANPD (MIN) prior to entering power-down mode at T5. When ^tANPD (MIN) is satisfied, ^tAOND and ^tAON timing parameters apply. Figure 87 also shows the example where ^tANPD (MIN) is *not* satisfied because ODT HIGH does not occur until state T3. When ^tANPD (MIN) is *not* satisfied, ^tAONPD timing parameters apply.

ODT turn-off timing after exiting any power-down mode is determined by the parameter ^tAXPD (MIN), as shown in Figure 88 on page 124. At state Ta1, the ODT LOW signal satisfies ^tAXPD (MIN) after exiting power-down mode at state T1. When ^tAXPD (MIN) is satisfied, ^tAOFD and ^tAOF timing parameters apply. Figure 88 also shows the example where ^tAXPD (MIN) is *not* satisfied because ODT LOW occurs at state Ta0. When ^tAXPD (MIN) is *not* satisfied, ^tAOFPD timing parameters apply.

ODT turn-on timing after exiting either slow-exit power-down mode or precharge power-down mode is determined by the parameter ^tAXPD (MIN), as shown in Figure 89 on page 125. At state Ta1, the ODT HIGH signal satisfies ^tAXPD (MIN) after exiting power-down mode at state T1. When ^tAXPD (MIN) is satisfied, ^tAOND and ^tAON timing parameters apply. Figure 89 also shows the example where ^tAXPD (MIN) is *not* satisfied because ODT HIGH occurs at state Ta0. When ^tAXPD (MIN) is *not* satisfied, ^tAONPD timing parameters apply.




Figure 82: ODT Timing for Entering and Exiting Power-Down Mode



MRS Command to ODT Update Delay

During normal operation, the value of the effective termination resistance can be changed with an EMRS set command. ^tMOD (MAX) updates the RTT setting.

Figure 83: Timing for MRS Command to ODT Update Delay



- 1. The LM command is directed to the mode register, which updates the information in EMR (A6, A2), that is, RTT (nominal).
- To prevent any impedance glitch on the channel, the following conditions must be met:
 ^tAOFD must be met before issuing the LM command; ODT must remain LOW for the entire duration of the ^tMOD window until ^tMOD is met.



Figure 84: ODT Timing for Active or Fast-Exit Power-Down Mode




Figure 85: ODT Timing for Slow-Exit or Precharge Power-Down Modes






Figure 86: ODT Turn-Off Timings When Entering Power-Down Mode




Figure 87: ODT Turn-On Timing When Entering Power-Down Mode






Figure 88: ODT Turn-Off Timing When Exiting Power-Down Mode







Figure 89: ODT Turn-On Timing When Exiting Power-Down Mode





8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.