or (888) 906-8217
Track My Order
TRACK ORDER >
Browse by Supplier
Browse by Product
ONLINE LIVE CHAT
or call us: (888)906-8217
Visit us at Electronica 2014 / Learn how to win a trip to Las Vegas
Flat Rate Shipping on All Orders | No Login or Registration Required
Authorized Distributor for over 250 Suppliers. See the Full
Customer & Technical Support –
or Call (888) 906-8217
or (888) 906-8217
Drivers & Interfaces
Image is representational - see manufacturer’s specifications
Embedded Boundary Scan Controller (Ieee 1149.1 Support)
Report an Error
500 + :
291 can ship today
In our stock
In Stock quantities placed in the next
2 minute(s) 41 second(s)
ADD TO CART
Minimum Operating Supply Voltage:
Maximum Supply Current:
Maximum Operating Supply Voltage:
Typical Operating Supply Voltage:
17.9 x 7.5 x 2.35(Max)mm
Customers Who Bought SCANPSC100FSC Also Bought
The SCANPSC100F is designed to interface a generic parallel processor bus to a serial scan test bus. It is useful in improving scan throughput when applying serial vectors to system test circuitry and reduces the software overhead that is associated with applying serial patterns with a parallel processor. The SCANPSC100F operates by serializing data from the parallel bus for shifting through the chain of 1149.1 compliant components (i.e., scan chain). Scan data returning from the scan chain is placed on the parallel port to be read by the host processor. Up to two scan chains can be directly controlled with the SCANPSC100F via two independent TMS pins. Scan control is supplied with user specific patterns which makes the SCANPSC100F protocol-independent. Overflow and underflow conditions are prevented by stopping the test clock
Compatible with IEEE Std. 1149.1 (JTAG) Test Access Port and Boundary Scan Architecture
Supported by Fairchild's SCAN Ease (Embedded Application Software Enabler) Software
Uses generic, asynchronous processor interface; compatible with a wide range of processors and PCLK frequencies
Directly supports up to two 1149.1 scan chains
16-bit Serial Signature Compaction (SSC) at the Test Data In (TDI) port
Automatically produces pseudo-random patterns at the Test Data Out (TDO) port
Fabricated on FACT 1.5 µm CMOS process
Supports 1149.1 test clock (TCK) frequencies up to 25 MHz
TTL-compatible inputs; full-swing CMOS outputs with 24 mA source/sink capability
PART CLASSIFICATION DATA
DID YOU KNOW?
or call us
We are always here to help - whether you have a quick question, need help finding a product, or have a specific request.
OnlineComponents.com offers low-cost, flat rate shipping across the US and to 20 different countries.
Check out our rates here.
We are authorized for more than 350 world-class industry suppliers!
See our full line card here.
back to top
Thank you for your business. Do you want us to buy/stock more for you? if yes please enter quantity below.